INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4041B buffers Quadruple true/complement buffer

Product specification
File under Integrated Circuits, IC04

January 1995






Quadruple true/complement buffer

HEF4041B buffers

DESCRIPTION

The HEF4041B is a quadruple true/complement buffer which provides both an inverted active LOW output (\overline{O}) and a non-inverted active HIGH output (O) for each input (I).

The buffers exhibit high current output capability suitable for driving TTL or high capacitive loads.






Fig.2 Pinning diagram.

HEF4041BP(N): 14-lead DIL; plastic

(SOT27-1)


HEF4041BD(F): 14-lead DIL; ceramic (cerdip)

(SOT73)

HEF4041BT(D): 14-lead SO; plastic

(SOT108-1)

(): Package Designator North America



APPLICATION INFORMATION

Some examples of applications for the HEF4041B are:

- LOCMOS to DTL/TTL converter
- · High current sink and source driver

FAMILY DATA, IDD LIMITS category BUFFERS

See Family Specifications

Philips Semiconductors Product specification

Quadruple true/complement buffer

HEF4041B buffers

DC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; V_I = V_{SS} \text{ or } V_{DD}$

					T _{amb} (°C)					
	V _{DD}	V _{OH} V	V _{OL}	SYMBOL	_	40	+2	25	+8	35
	-	-			MIN.	MAX.	MIN.	TYP.	MIN.	MAX.
Output (source) current	5	4,6			1,6		1,3	2,6	1,0	mA
HIGH	10	9,5		−l _{OH}	4,5		3,6	7,0	2,7	mA
	15	13,5			16,0		14,0	30,0	10,0	mA
HIGH	5	2,5		−l _{OH}	5,0		4,0	8,0	3,0	mA
Output (sink) current	4,75		0,4		2,0		1,7	4,0	1,35	mA
LOW	10		0,5	I _{OL}	7,5		6,0	12,0	4,5	mA
	15		1,5		23,0		20,0	35,0	15,0	mA

AC CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leq 20 ns

	V _{DD}	SYMBOL	MIN.	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays							
$I_n \rightarrow O_n$	5			30	65	ns	17 ns + (0,27 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		20	40	ns	14 ns + (0,11 ns/pF) C _L
	15			15	30	ns	12 ns + (0,08 ns/pF) C _L
	5			30	55	ns	17 ns + (0,27 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		15	30	ns	9 ns + (0,11 ns/pF) C _L
	15			10	20	ns	7 ns + (0,08 ns/pF) C _L
$I_n \rightarrow \overline{O}_n$	5			35	75	ns	22 ns + (0,27 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		20	40	ns	14 ns + (0,11 ns/pF) C _L
	15			15	30	ns	12 ns + (0,08 ns/pF) C _L
	5			35	75	ns	22 ns + (0,27 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		20	40	ns	14 ns + (0,11 ns/pF) C _L
	15			15	30	ns	12 ns + (0,08 ns/pF) C _L
Output transition times	5			25	50	ns	5 ns + (0,40 ns/pF) C _L
$O_n \rightarrow \overline{O}_n$	10	t _{THL}		12	25	ns	2 ns + (0,21 ns/pF) C _L
HIGH to LOW	15			8	20	ns	1 ns + (0,14 ns/pF) C _L
	5			25	45	ns	5 ns + (0,40 ns/pF) C _L
LOW to HIGH	10	t _{TLH}		12	25	ns	2 ns + (0,21 ns/pF) C _L
	15			8	20	ns	1 ns + (0,14 ns/pF) C _L

Philips Semiconductors Product specification

Quadruple true/complement buffer

HEF4041B buffers

	V _{DD}	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	3100 $f_i + \sum (f_o C_L) \times V_{DD}^2$	where
dissipation per	10	12 700 $f_i + \sum (f_o C_L) \times V_{DD}^2$	f _i = input freq. (MHz)
package (P)	15	33 800 $f_i + \sum (f_o C_L) \times V_{DD}^2$	f _o = output freq. (MHz)
			C _L = load capacitance (pF)
			$\sum (f_o C_L) = \text{sum of outputs}$
			V _{DD} = supply voltage (V)

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.