

CD4014BMS, CD4021BMS

CMOS 8-Stage Static Shift Registers

FN3294 Rev 0.00 December 1992

Features

- · High Voltage Types (20V Rating)
- Medium Speed Operation 12MHz (Typ.) Clock Rate at VDD-VSS = 10V
- · Fully Static Operation
- 8 Master-Slave Flip-Flops Plus Output Buffering and Control Gating
- 100% Tested for Quiescent Current at 20V
- Maximum Input Current of 1μA at 18V Over Full Package Temperature Range; 100nA at 18V and +25°C
- Noise Margin (Full Package Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
- Standardized Symmetrical Output Characteristics
- · 5V, 10V and 15V Parametric Ratings
- Meets All Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices

Applications:

- Parallel Input/Serial Output Data Queueing
- · Parallel to Serial Data Conversion
- General Purpose Register

Description

CD4014BMS -Synchronous Parallel or Serial Input/Serial Output


CD4021BMS -Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

CD4014BMS and CD4021BMS series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014BMS. In the CD4021BMS serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARAL-LEL/SERIAL CONTROL input is high, data is jammed into the 8stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021BMS, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.


The CD4014BMS and CD4021BMS are supplied in these 16 lead outline packages:

Braze Seal DIP H4T
Frit Seal DIP H1F
Ceramic Flatpack H6W

Pinout



Functional Diagram



Absolute Maximum Ratings

DC Supply Voltage Range, (VDD) -0.5V to +20V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs -0.5V to VDD +0.5V Operating Temperature Range.....-55°C to +125°C Package Types D, F, K, H Storage Temperature Range (TSTG) -65°C to +150°C Lead Temperature (During Soldering) +265°C At Distance 1/16 \pm 1/32 Inch (1.59mm \pm 0.79mm) from case for 10s Maximum

Reliability Information

Thermal Resistance	$\theta_{\sf ja}$	$\theta_{\sf jc}$
Ceramic DIP and FRIT Package	80°C/W	20°C/W
Flatpack Package	70°C/W	20°C/W
Maximum Package Power Dissipation (PD) at +125°C	
For TA = -55°C to +100°C (Package Type	oe D, F, K).	500mW
For TA = +100°C to +125°C (Package T	ype D, F, K)	Derate
Lineari	ity at 12mW/	OC to 200mW
Device Dissipation per Output Transistor .		100mW
For TA = Full Package Temperature Rar	nge (All Pacl	kage Types)
Junction Temperature		+175°C

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

				GROUP A		LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS (NOTE 1)	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VD	D or GND	1	+25°C	-	10	μΑ
				2	+125°C	-	1000	μА
		VDD = 18V, VIN = VD	D or GND	3	-55°C	-	10	μА
Input Leakage Current	IIL	VIN = VDD or GND	VDD = 20	1	+25°C	-100	-	nA
				2	+125°C	-1000	-	nA
			VDD = 18V	3	-55°C	-100	-	nA
Input Leakage Current	IIH	VIN = VDD or GND	VDD = 20	1	+25°C	-	100	nA
				2	+125°C	-	1000	nA
			VDD = 18V	3	-55°C	-	100	nA
Output Voltage	VOL15	VDD = 15V, No Load	•	1, 2, 3	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH15	VDD = 15V, No Load	(Note 3)	1, 2, 3	+25°C, +125°C, -55°C	14.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.	4V	1	+25°C	0.53	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0	0.5V	1	+25°C	1.4	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1	1.5V	1	+25°C	3.5	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.	.6V	1	+25°C	-	-0.53	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.	.5V	1	+25°C	-	-1.8	mA
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9	9.5V	1	+25°C	-	-1.4	mA
Output Current (Source)	IOH15	VDD = 15V, VOUT = 1	13.5V	1	+25°C	-	-3.5	mA
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10	μΑ	1	+25°C	-2.8	-0.7	V
P Threshold Voltage	VPTH	VSS = 0V, IDD = 10μ/	4	1	+25°C	0.7	2.8	V
Functional	F	VDD = 2.8V, VIN = VE	DD or GND	7	+25°C	VOH>	VOL <	V
		VDD = 20V, VIN = VD	D or GND	7	+25°C	VDD/2	VDD/2	
		VDD = 18V, VIN = VD	D or GND	8A	+125°C			
		VDD = 3V, VIN = VDD	or GND	8B	-55°C			
Input Voltage Low (Note 2)	VIL	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	-	1.5	V
Input Voltage High (Note 2)	VIH	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	3.5	-	V
Input Voltage Low (Note 2)	VIL	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	-	4	V
Input Voltage High (Note 2)	VIH	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	11	-	V

implemented.

2. Go/No Go test with limits applied to inputs.

NOTES: 1. All voltages referenced to device GND, 100% testing being 3. For accuracy, voltage is measured differentially to VDD. Limit is 0.050V max.



TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

			GROUP A		LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS (NOTE 1, 2)	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL	VDD = 5V, VIN = VDD or GND	9	+25°C	-	320	ns
TPLH			10, 11	+125°C, -55°C	-	432	ns
Transition Time	TTHL	VDD = 5V, VIN = VDD or GND	9	+25°C	-	200	ns
	TTLH		10, 11	+125°C, -55°C	-	270	ns
Maximum Clock Input	FCL	VDD = 5V, VIN = VDD or GND	9	+25°C	3	-	MHz
Frequency			10, 11	+125°C, -55°C	2.22	-	MHz

NOTES:

- 1. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
- 2. -55°C and +125°C limits guaranteed, 100% testing being implemented.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 5V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	5	μА
				+125°C	-	150	μΑ
		VDD = 10V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	300	μΑ
		VDD = 15V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	600	μΑ
Output Voltage	VOL	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOL	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	4.95	-	V
Output Voltage	VOH	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	9.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.4V	1, 2	+125°C	0.36	-	mA
				-55°C	0.64	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0.5V	1, 2	+125°C	0.9	-	mA
				-55°C	1.6	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1.5V	1, 2	+125°C	2.4	-	mA
				-55°C	4.2	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.6V	1, 2	+125°C	-	-0.36	mA
				-55°C	-	-0.64	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.5V	1, 2	+125°C	-	-1.15	mA
				-55°C	-	-2.0	mA
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9.5V	1, 2	+125°C	-	-0.9	mA
				-55°C	-	-1.6	mA
Output Current (Source)	IOH15	VDD =15V, VOUT = 13.5V	1, 2	+125°C	-	-2.4	mA
				-55°C	-	-4.2	mA
Input Voltage Low	VIL	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	-	3	V
Input Voltage High	VIH	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	7	-	V



TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

					LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL	VDD = 10V	1, 2, 3	+25°C	-	160	ns
	TPLH	VDD = 15V	1, 2, 3	+25°C	-	120	ns
Transition Time	TTHL	VDD = 10V	1, 2, 3	+25°C	-	100	ns
	TTLH	VDD = 15V	1, 2, 3	+25°C	-	80	ns
Maximum Clock Input	FCL	VDD = 10V	1, 2, 3	+25°C	6	-	MHz
Frequency		VDD = 15V	1, 2, 3	+25°C	8.5	-	MHz
Clock Rise and Fall Time	TRCL	VDD = 5V	3, 5	+25°C	-	15	μS
(Note 4)	TFCL	VDD = 10V	3, 5	+25°C	-	15	μS
		VDD = 15V	3, 5	+25°C	-	15	μS
Minimum Hold Time Seri-	TH	VDD = 5V	1, 2, 3	+25°C	-	0	ns
al In, Parallel In Parallel/Serial Control		VDD = 10V	1, 2, 3	+25°C	-	0	ns
Taranewoerial control		VDD = 15V	1, 2, 3	+25°C	-	0	ns
Minimum Clock Pulse	TW	VDD = 5V	1, 2, 3	+25°C	-	180	ns
Width		VDD = 10V	1, 2, 3	+25°C	-	80	ns
		VDD = 15V	1, 2, 3	+25°C	-	50	ns
Minimum Setup Time	TS	VDD = 5V	2, 3	+25°C	-	120	ns
Serial Input (Ref. to CL)		VDD = 10V	2, 3	+25°C	-	80	ns
		VDD = 15V	2, 3	+25°C	-	60	ns
Minimum Setup Time	TS	VDD = 5V	2, 3	+25°C	-	80	ns
Parallel Inputs CD4014BMS		VDD = 10V	2, 3	+25°C	-	50	ns
(Ref. to CL)		VDD = 15V	2, 3	+25°C	-	40	ns
Minimum Setup Time	TS	VDD = 5V	2, 3	+25°C	-	50	ns
Parallel Inputs CD4021BMS		VDD = 10V	2, 3	+25°C	-	30	ns
(Ref. to P/S)		VDD = 15V	2, 3	+25°C	-	20	ns
Minimum Setup Time	TS	VDD = 5V	2, 3	+25°C	-	180	ns
Parallel/Serial Control CD4014BMS (Ref. to CL)		VDD = 10V	2, 3	+25°C	-	80	ns
OD4014BINO (RCI. to OL)		VDD = 15V	2, 3	+25°C	-	60	ns
Minimum P/S Pulse	TWH	VDD = 5V	2, 3	+25°C	-	160	ns
Width (CD4021BMS)		VDD = 10V	2, 3	+25°C	-	80	ns
		VDD = 15V	2, 3	+25°C	-	50	ns
Minimum P/S Removal	TREM	VDD = 5V	2, 3	+25°C	-	280	ns
Time CD4021BMS (Ref. to CL)		VDD = 10V	2, 3	+25°C	-	140	ns
(1.Cl. to OL)		VDD = 15V	2, 3	+25°C	-	100	ns
Input Capacitance	CIN	Any Input	1, 2	+25°C	-	7.5	pF

NOTES:

- 1. All voltages referenced to device GND.
- 2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.
- 3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
- 4. If more than one unit is cascaded, TRCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.



TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIM	ITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VDD or GND	1, 4	+25°C	-	25	μΑ
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10μA	1, 4	+25°C	-2.8	-0.2	V
N Threshold Voltage Delta	ΔVNTH	VDD = 10V, ISS = -10μA	1, 4	+25°C	-	±1	V
P Threshold Voltage	VPTH	VSS = 0V, IDD = 10μA	1, 4	+25°C	0.2	2.8	V
P Threshold Voltage Delta	ΔVPTH	VSS = 0V, IDD = 10μA	1, 4	+25°C	-	±1	V
Functional	F	VDD = 18V, VIN = VDD or GND VDD = 3V, VIN = VDD or GND	1	+25°C	VOH > VDD/2	VOL < VDD/2	V
Propagation Delay Time	TPHL TPLH	VDD = 5V	1, 2, 3, 4	+25°C	-	1.35 x +25°C Limit	ns

NOTES: 1. All voltages referenced to device GND.

3. See Table 2 for +25°C limit.

2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

Read and Record

TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25°C

PARAMETER	SYMBOL	DELTA LIMIT
Supply Current - MSI-2	IDD	± 1.0μA
Output Current (Sink)	IOL5	± 20% x Pre-Test Reading
Output Current (Source)	IOH5A	± 20% x Pre-Test Reading

TABLE 6. APPLICABLE SUBGROUPS

CONFO	RMANCE GROUP	MIL-STD-883 METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Pre Burn-In)		100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test	1 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test	2 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	: 1)	100% 5004	1, 7, 9, Deltas	
Interim Test	3 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	: 1)	100% 5004	1, 7, 9, Deltas	
Final Test		100% 5004	2, 3, 8A, 8B, 10, 11	
Group A		Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample 5005	1, 7, 9	
Group D		Sample 5005	1, 2, 3, 8A, 8B, 9	Subgroups 1, 2 3

NOTE: 1.5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.

TABLE 7. TOTAL DOSE IRRADIATION

	MIL-STD-883	MIL-STD-883 TEST		READ AND RECORD	
CONFORMANCE GROUPS	METHOD	PRE-IRRAD POST-IRRAD		PRE-IRRAD	POST-IRRAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4

TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS

					OSCIL	LATOR
FUNCTION	OPEN	GROUND	VDD	9V \pm -0.5V	50kHz	25kHz
Static Burn-In 1 (Note 1)	2, 3, 12	1,4-11, 13-15	16			



TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS (Continued)

					OSCILLATOR	
FUNCTION	OPEN	GROUND	VDD	9V \pm -0.5V	50kHz	25kHz
Static Burn-In 2 (Note 1)	2, 3, 12	8	1, 4-7, 9-11, 13-6			
Dynamic Burn-In (Note 1)	-	1, 4-9, 13 -15	16	2, 3, 12	10	11
Irradiation (Note 2)	2, 3, 12	8	1, 4-7, 9-11, 13-16			

NOTE:

- 1. Each pin except VDD and GND will have a series resistor of 10K \pm 5%, VDD = 18V \pm 0.5V
- 2. Each pin except VDD and GND will have a series resistor of $47K \pm 5\%$; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, VDD = $10V \pm 0.5V$

Logic Diagram




FIGURE 1. CD4014BM LOGIC DIAGRAM

TRUTH TABLE - CD4014BMS

CL	SERIAL INPUT	PARALLEL/SERIAL CONTROL	PI-1	PI-n	Q1 (INTERNAL)	Qn
	X	1	0	0	0	0
	Х	1	1	0	1	0
	Х	1	0	1	0	1
	Х	1	1	1	1	1
	0	0	Х	Х	0	Qn-1
	1	0	Х	Х	1	Qn-1
$\overline{}$	Х	X	Х	Х	Q1	Qn

X = Don't Care Case

NC = No Change






FIGURE 2. CD4021BMS LOGIC DIAGRAM

TRUTH TABLE - CD4021BMS

CL	SERIAL INPUT	PARALLEL/SERIAL CONTROL	PI-1	PI-n	Q1 (INTERNAL)	Qn
Х	Х	1	0	0	0	0
Х	Х	1	0	1	0	1
Х	Х	1	1	0	1	0
Х	Х	1	1	1	1	1
	0	0	Х	Х	0	Qn-1
	1	0	Х	X	1	Qn-1
$\overline{}$	Х	0	Х	Х	Q1	Qn

X = Don't Care Case

Typical Performance Characteristics




FIGURE 3. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 5. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 7. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE




FIGURE 4. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 6. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 8. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE



Typical Performance Characteristics (Continued)





FIGURE 9. TYPICAL POWER DISSIPATION AS A FUNCTION OF FREQUENCY

Chip Dimensions and Pad Layouts



METALLIZATION: Thickness: 11kÅ – 14kÅ, AL.

PASSIVATION: 10.4kÅ - 15.6kÅ, Silane

BOND PADS: 0.004 inches X 0.004 inches MIN **DIE THICKNESS:** 0.0198 inches - 0.0218 inches

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch)

© Copyright Intersil Americas LLC 1999. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

