

CD4512BMS

CMOS Dual 4-Bit Latch

FN3340 Rev 0.00 December 1992

Features

- High-Voltage Types (20-Volt Rating)
- · 3-State Outputs
- · Standardized, Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20V
- 5V, 10V, and 15V Parametric Ratings
- Maximum Input Current of 1μA at 18V Over Full Package Temperature Range; 100nA at 18V and 25°C
- Noise Margin (Full Package-Temperature Range):
 - 1V at VDD = 5V
 - 2V at VDD = 10V
 - 2.5V at VDD = 15V
- Meets all Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications

- · Digital Multiplexing
- · Number-sequence Generation
- · Signal Gating


Description

CD4512BMS is an 8-channel data selector featuring a threestate output that can interface directly with, and drive, data lines of bus-oriented systems.


The CD4512BMS is supplied in these 16 lead outline packages:

Braze Seal DIP H4S
Frit Seal DIP H1E
Ceramic Flatpack H3X

Pinout



Functional Diagram



Absolute Maximum Ratings

DC Supply Voltage Range, (VDD) -0.5V to +20V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs -0.5V to VDD +0.5V Operating Temperature Range.....-55°C to +125°C Package Types D, F, K, H Storage Temperature Range (TSTG) -65°C to +150°C Lead Temperature (During Soldering) +265°C At Distance 1/16 \pm 1/32 Inch (1.59mm \pm 0.79mm) from case for 10s Maximum

Reliability Information

Thermal Resistance	θ_{ia}	$\theta_{\sf jc}$
Ceramic DIP and FRIT Package	80°C/W	20°C/W
Flatpack Package	70°C/W	20°C/W
Maximum Package Power Dissipation (PD		
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ (Package Typ		
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ (Package T	ype D, F, K)	Derate
Lineari	ty at 12mW	OC to 200mW
Device Dissipation per Output Transistor .		100mW
For T _A = Full Package Temperature Rar	ige (All Pacl	kage Types)
Junction Temperature		+175°C

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

	GROUP		GROUP A		LIMITS			
PARAMETER	SYMBOL	CONDITIONS (NOTE 1)		SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VD	D or GND	1	+25°C	-	10	μА
				2	+125°C	-	1000	μА
		VDD = 18V, VIN = VD	D or GND	3	-55°C	-	10	μΑ
Input Leakage Current	IIL	VIN = VDD or GND	VDD = 20	1	+25°C	-100	-	nA
				2	+125°C	-1000	-	nA
			VDD = 18V	3	-55°C	-100	-	nA
Input Leakage Current	IIH	VIN = VDD or GND	VDD = 20	1	+25°C	-	100	nA
				2	+125°C	-	1000	nA
			VDD = 18V	3	-55°C	-	100	nA
Output Voltage	VOL15	VDD = 15V, No Load		1, 2, 3	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH15	VDD = 15V, No Load ((Note 3)	1, 2, 3	+25°C, +125°C, -55°C	14.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.	4V	1	+25°C	0.53	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0).5V	1	+25°C	1.4	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1	1.5V	1	+25°C	3.5	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.	6V	1	+25°C	-	-0.53	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.	5V	1	+25°C	-	-1.8	mA
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9).5V	1	+25°C	-	-1.4	mA
Output Current (Source)	IOH15	VDD = 15V, VOUT = 1	13.5V	1	+25°C	-	-3.5	mA
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10	μΑ	1	+25°C	-2.8	-0.7	V
P Threshold Voltage	VPTH	VSS = 0V, IDD = 10μΑ	4	1	+25°C	0.7	2.8	V
Functional	F	VDD = 2.8V, VIN = VD	D or GND	7	+25°C	VOH>	VOL <	V
		VDD = 20V, VIN = VD	D or GND	7	+25°C	VDD/2	VDD/2	
		VDD = 18V, VIN = VD	D or GND	8A	+125°C	1		
		VDD = 3V, VIN = VDD	or GND	8B	-55°C	1		
Input Voltage Low (Note 2)	VIL	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	-	1.5	V
Input Voltage High (Note 2)	VIH	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	3.5	-	V
Input Voltage Low (Note 2)	VIL	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	-	4	V
Input Voltage High (Note 2)	VIH	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	11	-	V
Tri-State Output	IOZL	VIN = VDD or GND	VDD = 20V	1	+25°C	-0.4	-	μА
Leakage		VOUT = 0V		2	+125°C	-12	-	μА
			VDD = 18V	3	-55°C	-0.4	-	μА
Tri-State Output	IOZH	VIN = VDD or GND	VDD = 20V	1	+25°C	-	0.4	μА
Leakage		VOUT = VDD		2	+125°C	-	12	μА
			VDD = 18V	3	-55°C	-	0.4	μА

NOTES: 1. All voltages referenced to device GND, 100% testing being 3. For accuracy, voltage is measured differentially to VDD. Limit implemented.

^{2.} Go/No Go test with limits applied to inputs.



is 0.050V max.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		GROUP A			LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL1	VDD = 5V, VIN = VDD or GND	9	+25°C	-	280	ns
Inhibit to Output	TPLH1	(Note 1, 2)	10, 11	+125°C, -55°C	-	378	ns
Propagation Delay	TPHL2	VDD = 5V, VIN = VDD or GND (Note 1, 2)	9	+25°C	-	400	ns
"A" Select to Output	TPLH2		10, 11	+125°C, -55°C	-	540	ns
Propagation Delay	TPHL3	,	9	+25°C	-	360	ns
Data to Output	TPLH3		10, 11	+125°C, -55°C	-	486	ns
Propagation Delay	TPHZ	VDD = 5V, VIN = VDD or GND	9	+25°C	-	120	ns
3-State Disable	TPZH	(Note 2, 3)	10, 11	+125°C, -55°C	-	162	ns
Propagation Delay	TPLZ	VDD = 5V, VIN = VDD or GND	9	+25°C	-	120	ns
3-State Disable	TPZL	(Note 2, 3)	10, 11	+125°C, -55°C	-	162	ns
Transition Time	TTHL	VDD = 5V, VIN = VDD or GND	9	+25°C	-	200	ns
	TTLH	(Note 2, 3)	10, 11	+125°C, -55°C	-	270	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.
- 3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 5V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	5	μΑ
				+125°C	-	150	μА
		VDD = 10V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	300	μΑ
		VDD = 15V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	600	μΑ
Output Voltage	VOL	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOL	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	4.95	-	V
Output Voltage	VOH	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	9.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.4V	1, 2	+125°C	0.36	-	mA
				-55°C	0.64	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0.5V	1, 2	+125°C	0.9	-	mA
				-55°C	1.6	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1.5V	1, 2	+125°C	2.4	-	mA
				-55°C	4.2	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.6V	1, 2	+125°C		-0.36	mA
				-55°C	-	-0.64	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.5V	1, 2	+125°C	-	-1.15	mA
				-55°C	-	-2.0	mA



TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

					LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9.5V	1, 2	+125°C	-	-0.9	mA
				-55°C	-	-1.6	mA
Output Current (Source)	IOH15	VDD =15V, VOUT = 13.5V	1, 2	+125°C	-	-2.4	mA
				-55°C	-	-4.2	mA
Input Voltage Low	VIL	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	-	3	V
Input Voltage High	VIH	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	+7	-	V
Propagation Delay	TPHL1 TPLH1	VDD = 10V	1, 2, 3	+25°C	-	140	ns
Inhibit to Output		VDD = 15V	1, 2, 3	+25°C	-	100	ns
Propagation Delay	TPHL2	VDD = 10V	1, 2, 3	+25°C	-	170	ns
"A" Select ot Output	TPLH2	VDD = 15V	1, 2, 3	+25°C	-	120	ns
Propagation Delay	TPHL3	VDD = 10V	1, 2, 3	+25°C	-	150	ns
Data to Output	TPLH3	VDD = 15V	1, 2, 3	+25°C	-	110	ns
Propagation Delay	TPHZ	VDD = 10V	1, 2, 4	+25°C	-	60	ns
3-State Enable	TPZH	VDD = 15V	1, 2, 4	+25°C	-	40	ns
Propagation Delay	TPLZ	VDD = 10V	1, 2, 4	+25°C	-	60	ns
3-State Enable	TPZL	VDD = 15V	1, 2, 4	+25°C	-	40	ns
Transition Time	TTHL	VDD = 10V	1, 2, 3	+25°C	-	100	ns
	TTLH	VDD = 15V	1, 2, 3	+25°C	-	80	ns
Input Capacitance	CIN	Any Input	1, 2	+25°C	-	7.5	pF

NOTES:

- 1. All voltages referenced to device GND.
- 2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.
- 3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
- 4. CL = 50pF, RL = 1K, Input TR, TF < 20ns.

TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIM	ITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VDD or GND	1, 4	+25°C	-	25	μА
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10μA	1, 4	+25°C	-2.8	-0.2	V
N Threshold Voltage Delta	ΔVTN	VDD = 10V, ISS = -10μA	1, 4	+25°C	-	±1	V
P Threshold Voltage	VTP	VSS = 0V, IDD = 10μA	1, 4	+25°C	0.2	2.8	V
P Threshold Voltage Delta	ΔVΤΡ	VSS = 0V, IDD = 10μA	1, 4	+25°C	-	±1	V
Functional	F	VDD = 18V, VIN = VDD or GND	1	+25°C	VOH >	VOL <	V
		VDD = 3V, VIN = VDD or GND			VDD/2	VDD/2	
Propagation Delay Time	TPHL TPLH	VDD = 5V	1, 2, 3, 4	+25°C	-	1.35 x +25°C Limit	ns

NOTES: 1. All voltages referenced to device GND.

3. See Table 2 for +25°C limit.

2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

4. Read and Record



TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25°C

PARAMETER	SYMBOL	DELTA LIMIT
Supply Current - MSI-2	IDD	± 1.0μA
Output Current (Sink)	IOL5	± 20% x Pre-Test Reading
Output Current (Source)	IOH5A	± 20% x Pre-Test Reading

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUP		MIL-STD-883 METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (F	Pre Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test	1 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test	2 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	e 1)	100% 5004	1, 7, 9, Deltas	
Interim Test	3 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	e 1)	100% 5004	1, 7, 9, Deltas	
Final Test		100% 5004	2, 3, 8A, 8B, 10, 11	
Group A		Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample 5005	1, 7, 9	
Group D		Sample 5005	1, 2, 3, 8A, 8B, 9	Subgroups 1, 2 3

NOTE: 1.5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.

TABLE 7. TOTAL DOSE IRRADIATION

	MIL-STD-883	TEST PRE-IRRAD POST-IRRAD		READ AND	RECORD
CONFORMANCE GROUPS	METHOD			PRE-IRRAD	POST-IRRAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4

TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS

					OSCIL	LATOR
FUNCTION	OPEN	GROUND	VDD	9V \pm -0.5V	50kHz	25kHz
Static Burn-In 1 Note 1	14	1-13, 15	16			
Static Burn-In 2 Note 1	14	8	1-7, 9-13, 15, 16			
Dynamic Burn- In Note 1	-	8, 10, 15	16	14	1-7, 9, 11, 12	13
Irradiation Note 2						

NOTES:

- 1. Each pin except VDD and GND will have a series resistor of 10K \pm 5%, VDD = 18V \pm 0.5V
- 2. Each pin except VDD and GND will have a series resistor of $47K \pm 5\%$; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, VDD = $10V \pm 0.5V$

© Copyright Intersil Americas LLC 1999. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Logic Diagram



^{*} All inputs protected by CMOS protection network.

FIGURE 1. LOGIC DIAGRAM

TRUTH TABLE

SELI	ECT C	ONT.		3-STATE	SELECT
Α	В	С	INH	DISABLE	OUTPUT
0	0	0	0	0	D0
1	0	0	0	0	D1
0	1	0	0	0	D2
1	1	0	0	0	D3
0	0	1	0	0	D4
1	0	1	0	0	D5
0	1	1	0	0	D6
1	1	1	0	0	D7
Х	Χ	Х	1	0	0
Х	Χ	Χ	X	1	High Z

^{1 =} HIGH LEVEL

X = DON'T CARE

^{0 =} LOW LEVEL

Typical Performance Characteristics




FIGURE 2. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE




FIGURE 4. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 6. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 3. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 5. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 7. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF FREQUENCY



Typical Performance Characteristics (Continued)





FIGURE 8. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE ("A" SELECT TO OUTPUT)

Chip Dimensions and Pad Layouts



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch.)

METALLIZATION: Thickness: 11kÅ – 14kÅ, AL.

PASSIVATION: 10.4kÅ - 15.6kÅ, Silane

BOND PADS: 0.004 inches X 0.004 inches MIN **DIE THICKNESS:** 0.0198 inches - 0.0218 inches

