### **INTEGRATED CIRCUITS**

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF40373B MSI

Octal transparent latch with 3-state outputs

Product specification
File under Integrated Circuits, IC04

January 1995





## Octal transparent latch with 3-state outputs

HEF40373B MSI

#### **DESCRIPTION**


The HEF40373B is an 8-bit transparent latch with 3-state buffered outputs. The output stages have high current output capability suitable for driving highly capacitive loads. The latch outputs follow the data inputs when the latch enable (E) is HIGH. When E is LOW, the data that meets the set-up times is latched. The 3-state outputs are controlled by the output enable input  $\overline{EO}$ . A HIGH on


EO causes the outputs to assume a high impedance OFF-state. The device features hysteresis on the E input to improve noise rejection.

Schmitt-trigger action in the E input makes the circuit highly tolerant to slower input rise and fall times.

The HEF40373B is pin and functionally compatible with the TTL '373' device.

Supply voltage range: 3 to 15 V.





HEF40373BP(N): 20-lead DIL; plastic

(SOT146-1)

HEF40373BD(F): 20-lead DIL; ceramic (cerdip)

(SOT152)

HEF40373BT(D): 20-lead SO; plastic

(SOT163-1)

(): Package Designator North America

#### PINNING

 $D_0$  to  $D_7$  data inputs

E latch enable input


EO output enable input (active LOW)

O<sub>0</sub> to O<sub>7</sub> 3-state buffered outputs

#### FAMILY DATA, I<sub>DD</sub> LIMITS category MSI

See Family Specifications

Product specification



Philips Semiconductors Product specification

## Octal transparent latch with 3-state outputs

HEF40373B MSI

#### **FUNCTION TABLE**

ODED ATIME MODES		INPUTS		INTERNAL	OUTPUTS O <sub>0</sub> TO O <sub>7</sub>	
OPERATING MODES	ΕO	E	D <sub>n</sub>	REGISTER		
anable 2 road register	L	Н	L	L	L	
enable & read register	L	Н	Н	Н	н	
latab 9 road register	L	L	I	L	L	
latch & read register	L	L	h	Н	Н	
latak nanistan 9 disable autouta	Н	L	I	L	Z	
latch register & disable outputs	Н	L	h	Н	Z	

#### Notes

<sup>1.</sup> H = HIGH state (the more positive voltage)

h = HIGH state (one set-up time prior to the HIGH-to-LOW enable transition)

L = LOW state (the less positive voltage)

I = LOW state (one set-up time prior to the HIGH-to-LOw enable transition)

Z = high impedance OFF-state

## Octal transparent latch with 3-state outputs

HEF40373B MSI

#### **RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134) See Family Specifications, except for:


D.C. current into any input	$\pm I_{l}$	max.	10 mA
D.C. source or sink current into any output	$\pm I_{O}$	max.	25 mA
D.C. current into the supply terminals	±Ι	max.	100 mA

#### **DC CHARACTERISTICS**

 $V_{SS} = 0 V$ 

	V <sub>DD</sub>	V <sub>OH</sub>	V <sub>OL</sub>		T <sub>amb</sub> (°C)						
	V	V	V	SYMBOL	-40		+ 25		+ 85		
					MIN.	TYP.	MIN.	TYP.	MIN.	TYP.	
Output current	5	4,6			0,75		0,6	1,2	0,45		mA
HIGH	10	9,5		-I <sub>OH</sub>	1,85		1,5	3,0	1,1		mA
	15	13,5			14,5		15	50	15,5		mA
Output current	5	3,6			9,3		10	24	10,7		mA
HIGH	10	8,4		-l <sub>OH</sub>	14,4		15	46	15,0		mA
	15	13,2			19,5		20	62	19,8		mA
Output current	5		0,4		2,9		2,3	5,4	1,75		mA
LOW	10		0,5	I <sub>OL</sub>	9,5		7,6	17	5,50		mA
	15		1,5		30,0		25	45	19,0		mA
Hysteresis	5							220			mV
voltage at	10			V <sub>H</sub>				250			mV
enable input (E)	15							320			mV





Philips Semiconductors Product specification

## Octal transparent latch with 3-state outputs

HEF40373B MSI

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays							
$E\toO_n$	5			150	300	ns	138 ns + (0,24 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		60	120	ns	59 ns + (0,01 ns/pF) C <sub>L</sub>
	15			40	80	ns	36 ns + (0,07 ns/pF) C <sub>L</sub>
$E\toO_n$	5			125	250	ns	122 ns + (0,06 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		50	100	ns	48 ns + (0,03 ns/pF) C <sub>L</sub>
	15			40	80	ns	39 ns + (0,02 ns/pF) C <sub>L</sub>
Output transition	5			40	80	ns	
times	10	t <sub>THL</sub>		20	40	ns	
HIGH to LOW	15			15	30	ns	coo Fig 7
	5			30	60	ns	see Fig.7
LOW to HIGH	10	t <sub>TLH</sub>		20	40	ns	
	15			15	30	ns	
3-state propagation delays							
Output disable times							
$\overline{EO} \rightarrow O_n$	5			65	130	ns	
HIGH	10	t <sub>PHZ</sub>		30	60	ns	
	15			25	50	ns	
	5			75	150	ns	
LOW	10	t <sub>PLZ</sub>		40	80	ns	
	15			30	60	ns	
Output enable times							
$\overline{EO}  o O_n$	5			65	130	ns	
HIGH	10	t <sub>PZH</sub>		30	60	ns	
	15			25	50	ns	
	5			85	170	ns	
LOW	10	t <sub>PZL</sub>		35	70	ns	
	15			25	50	ns	
Set-up time	5		15	7		ns	
$D_n \to E$	10	t <sub>su</sub>	10	5		ns	
	15		10	5		ns	
Hold time	5		25	15		ns	
$D_n \to E$	10	t <sub>hold</sub>	15	4		ns	
	15		10	3		ns	
Minimum latch enable	5		60	30		ns	
pulse width LOW	10	t <sub>WEL</sub>	30	15		ns	
	15		20	10		ns	

Philips Semiconductors Product specification


## Octal transparent latch with 3-state outputs

HEF40373B MSI

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; input transition times  $\leq$  20 ns

	V <sub>DD</sub>	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	$3\ 325\ f_i + \sum (f_o C_L) \times V_{DD}^2$	where
dissipation per	10	14 200 $f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz)
package (P)	15	$37 \ 425 \ f_i + \sum (f_o C_L) \times V_{DD}^2$	f <sub>o</sub> = output freq. (MHz)
			C <sub>L</sub> = load capacitance (pF)
			$\sum (f_oC_L) = \text{sum of outputs}$
			V <sub>DD</sub> = supply voltage (V)



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.