D2900, JANUARY 1986 - REVISED MARCH 1988

- Provides Control for 16K, 64K, 256K, and 1M Dynamic RAMs
- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 52-Pin Dual-In-Line Package

description


The 'ALS6301 and 'ALS6302 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.

Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS6301 offers active-low Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI), while the 'ALS6302 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.


Using two 10-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 1M. These latches and the two row/column refresh address counters feed into a 10-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four RAS and CAS outputs. The two bits are normally obtained from the two highest-order address bits.

The 'ALS6301 and 'ALS6302 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding \overline{RAS} and \overline{CAS} signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles. In this mode all \overline{RAS} outputs will be active (low) while only one \overline{CAS} output is active at a time.

SN74ALS6301, SN74ALS6302 . . . JD OR N PACKAGE (TOP VIEW)



SN74ALS6301, SN74ALS6302 . . . FN PACKAGE (TOP VIEW)




[†] 'ALS6301 has active-low inputs CASI and RASI; 'ALS6302 has active-high inputs CASI and RASI.

The SN74ALS6301 and SN74ALS6302 are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Taxas Instruments steaded warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1988, Texas Instruments Incorporated



[†]These symbols are in accordance with ANSI/IEEE Std-91-1984 and IEC Publication 617-12. Pin numbers shown are for JD and N packages.

logic diagram (positive logic)



Pin numbers shown are for JD and N packages.

TERMINAL FUNCTIONS

PIN NAME	DESCRIPTION
	Address Inputs. A0-A9 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q9 when the
A0-A19	DMC is in the read/write mode and MSEL is low. A10-A19 are latched in as the column address, and will drive Q0-Q9
AU-AI9	when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input
	signal is low.
CASI or	Column Address Strobe Input. This input going active causes the selected CAS output to be forced low. The CASI
CASI	input on the 'ALS6301 is active low input while on the 'ALS6302, CASI is active high input. (For more details see
CASI	timing diagrams.)
	Column Address Strobe. During normal Read/Write cycles the two selected bits (SEL0, SEL1) determine which CAS
CASO-CAS3	output will go active following CASI ('ALS6301) or CASI ('ALS6302) going active. When memory scrubbing is being
	performed, only the CASn signal selected will be active. For non-scrubbing cycles, all four CAS outputs will remain high.
	Chip Select. This active-low input is used to enable the DMC. When CS is active, the DMC operates normally in all
<u>cs</u>	four modes. When CS goes high, the device will not enter the read/write mode. This allows other devices to access
	the same memory that the DMC is controlling.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing
	the latches to accept new input data. A low input on LE latches the input data.
MCO, MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the
Wico, Wici	four operating modes is given in Table 2.
	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs.
MSEL	When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address
WISE	may come from either the address latch or refresh address counter depending on MCO and MC1 (see Mode Control
	Function Table).
OE .	Output Enable. This active-low input enables/disables the output signals. When OE is high, the outputs of the DMC
	enter the high-impedance state.
QO-Q9	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having
40-43	capacitance of up to 500 picofarads.
	Row Address Strobe Input. During the normal memory cycles, the decoded RASn output (RAS0, RAS1, RAS2, or RAS3)
RASI or	is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four RAS outputs
RASI	will be low while the Row Address Strobe Input signal is active. The RASI on the 'ALS6301 is an active-low input while
	on the 'ALS6302, RASI is an active-high input. (For more details see timing diagrams).
	Row Address Strobe. Each of the Row Address Strobe outputs provides a RAS signal to one of the four banks of dynamic
RASO-RAS3	memory. Each RASn output will go low when selected by SELO and SEL1 after RASI ('ALS6301) or RASI ('ALS6302)
	goes active. All four go low in response to RASI ('ALS6301) or RASI ('ALS6302) while in the refresh mode.
	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode
SELO, SEL1	to select which bank of memory will be receiving the RAS and CAS signals after RASI ('ALS6301) or RASI ('ALS6302)
	and CASI ('ALS6301) or CASI ('ALS6302) go active.
TP	This active-low test input asynchronously sets the row and column input latches high, while forcing the two bank
	select latches low. In normal operation, TP is tied high.

FUNCTION TABLES

MODE-CONTROL

MC1	MCO	OPERATING MODE
L	_	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate
		the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
L	Н	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters
		generating the addresses. MSEL is used to select either the row or the column counter. All four RAS outputs go low
		in response to RASI ('ALS6301) or RASI ('ALS6302), while only one CASn output goes low in response to CASI
		('ALS6301) or CASI ('ALS6302). The bank counter keeps track of which CAS output goes active. This mode can
		also be used during system power-up so that the memory can be written with a known data pattern.
Н	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed
		to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn
		outputs will be active. The refresh counter is disabled while in this mode.
Н	Н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition
		of RASI ('ALS6301) or RASI ('ALS6302), putting them at start of the refresh sequence (see timing diagrams for more
		detail). In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS6301) or RASI ('ALS6302)
		so that DRAM wake-up cycles may also be performed.

FUNCTION TABLES (continued) ADDRESS OUTPUT FUNCTIONS

MODE		INP	UTS	OUTPUTS QO-Q9	
WIODE	MC1 MC0 MSEL		ĊŠ	0017013 00-03	
Refresh without scrubbing	L	L	Х	×	Row counter address
Defined with south		H	L	X	Row counter address
Refresh with scrubbing	L		Н	×	Column counter address
			L	L	Row address [†]
Read/write	н	L	Н	L	Column address [†]
[Х	Н	All L
Clear refresh counter [‡]	н	Н	Х	X	All L

RAS OUTPUT FUNCTIONS

	INPUTS								OUTPUTS																					
'ALS6301 RASI	'ALS6302 RASI	MC1	MCO	SEL1 [†]	SELO†	CS	RASO	RAS1	RAS2	RAS3																				
L	н	L	L	X	х	Х	L	L	L	L																				
L	Н	L	Н	×	×	X	L	L	L	L																				
				L	L	L	L	Н	Н	н																				
				L	Н	L	Н	L	н	Н																				
L	н	н	L	L	н L	Н Г	јн с	L	н	L	L	Н	н	L	н															
																			_	-			_	`	`	`	"		Н	Н
				Х	х	Н	Н	н	Н	Н																				
L	н	Н	Н	Х	Х	Х	L	Ł	L	L																				
Н	L	×	х	х	х	Х	н	н	н	н																				

CAS OUTPUT FUNCTIONS

			IN	PUTS					OUTPUTS							
ALS6301	'ALS6302 CASI	MC1	MCO	SEL1 [†]	SELO†	INTE BC1	RNAL BC0	ĊŚ	CAS0	CAS1	CAS2	CAS3				
L	Н	L	L	х	×	Х	х	X	Н	Н	Н	Н				
			The state of the s			L	L	×	L	Н	н	н				
			L H	V	ų.	L	н	×	Н	L	н	Н				
L	L H L			н	н	н	×	×	н	L	х	н	н	L	Н	
						Н	н	х	Н	н	н	L				
		Ī		L	L	Х	Х	L	L	Н	н	Н				
				L	Н	Х	×	L	Н	L	н	н				
L	н	н	L	Н	L	×	х	L	Н	н	L	Н				
		1		н	н	×	Χ	L_	н	Н	н	L				
								х	×	х	х	н	н	н	н	н
L	н	н	н	×	×	Х	Х	х	н	н	н	н				
н	L	×	Х	Х	х	×	×	×	Н	н	н	н				

Tit TP is low, the row and column address latch will be high. If TP is high, the row and column address latch will be at the levels entered when LE was last high.



For 'ALS6301, clearing occurs on the low to high transition of RASI; for 'ALS6302, clearing occurs on the high-to-low transition of RASI.

read/write operation details

During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM controlled by the MSEL input. The corresponding RASn and CASn output signals strobe the addresses into memory. The block diagram in Figure 1 shows a typical system interface for a four-megaword dynamic memory. The DMC is used to control the four banks of 1M memory.

For systems where addresses and data are multiplexed onto a single bus, the DMC uses latches. (row, column, and bank) to hold the address information. Figure 5 shows a typical timing diagram using the input latches. The twenty-two input latches are transparent when latch enable (LE) is high, and latch the input data whenever LE is taken low. For systems in which the processor has separate address and data buses, LE may be permanently high (see timing diagram in Figure 4).




FIGURE 1. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY

read/write operations (continued)

The DMC is designed with heavy-duty outputs that are capable of driving four banks of 16-bit words, including six checkbits used for error detection and correction.

In addition to heavy-duty output drivers, the outputs are designed with balanced output impedances (25 Ω both high and low). This feature optimizes the drive low characteristics, based on safe undershoot, while providing symmetrical drive high characteristics. It also eliminates the external resistors required to pull the outputs up to the MOS VOH level (VCC \sim 1.5 V).




FIGURE 2. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY WITH ERROR DETECTION AND CORRECTION



memory expansion

With a 10-bit address path, the DMC can control up to four megaword when using 1M dynamic RAMs. If a larger memory size is desired, the DMC's chip select (\overline{CS}) makes it easy to expand the memory size by using additional DMCs. A sixteen-megaword memory system is shown in Figure 3.

To maintain maximum performance in 32-bit applications, it is recommended that individual bus drivers be used for each bank.




FIGURE 3. 16-MEGAWORD X 16-BIT DYNAMIC MEMORY

refresh operations

The two 10-bit counters in the 'ALS6301 and 'ALS6302 support 128-, 256-, 512-, and 1024-line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible. The refresh counters are advanced on the low-to-high transition of RASI on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6302. The refresh counters are reset to zero on the low-to-high transition of RASI on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6302, if MC1 and MC0 are at a high logic level. See Figure 8 for additional timing details.

When performing refresh cycles without memory scrubbing (MC1 and MC0 both low), all four RAS outputs go low, while all CAS outputs are driven high. Typical timing for this mode of operation is shown in Figure 6.

decoupling

Due to the high switching speed and high drive capability of the 'ALS6301 and 'ALS6302, it is necessary to decouple the device for proper operation. Multilayer ceramic 0.1-µF to 1-µF capacitors are recommended for decoupling. It is important to mount the capacitors as close as possible to the power pins (VCC and GND) to minimize lead inductance and noise. A ground plane is recommended.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC (see Note 1)	
Input voltage	
Voltage applied to disabled 3-state output	t 5.5 V
Operating free-air temperature range	
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND pins.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.5	5	5.5	V	
VIH	High-level input	voltage	2	4.5 5 5.5		V	
VIL	Low-level input v	oltage			8.0	V	
ЮН	High-level output	current		0.8 -2.6 12 10 10 10 5		mA	
OL	Law-level output	current			12	mA	
		(23) RASI low or RASI high	10				
tw		(24) RASI high or RASI low	10			ns	
		(25) LE high	10				
		(26) An before LEi	5				
	Catua tima	(27) SELn before LE+	5			ns	
t _{su}	Setup time	(28) MC0,1 high before RASII or RASII	10			'''s	
		(29) SELn before RASi+ or RASi†	5				
	United allows	(30) An after LEi	5			ns	
th	Hold time	(31) SELn after LE	5	5			
TA	Operating free-ai	r temperature	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	INDITIONS	MIN T			UNIT
VIK	V _{CC} = 4.5 V.	I ₍ = -18 mA			- 1.2	٧
VOH	V _{CC} = 4.5 V,	loH ≈ 2,6 mA	2.4	3.2		V
1/	V _{CC} = 4.5 V,	IOL = 1 mA		0.15	0.5	
VOL −	V _{CC} ≈ 4.5 V,	IOL ≈ 12 mA		0.35	0.8	
lor	V _{CC} = 4.5 V,	V _O = 2 V	30			mΑ
ЧОZН	V _C C = 5.5 V,	V _O = 2.7 V			20	μΑ
OZL	V _{CC} = 5.5 V,	V _O = 0.4 V			- 20	μА
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
łн	V _{CC} = 5.5 V,	$V_1 = 2.7 V$			20	μΑ
1/L	V _{CC} = 5.5 V,	V _I = 0.4 V			- 0.1	mA
10 5	V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		- 112	_mA
¹cc	V _{CC} = 5.5 V			136	220	mA

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, los-

SN74ALS6301 DYNAMIC MEMORY CONTROLLERS

'ALS6301 switching characteristics, CL = 50 pF

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
FANAMEIEN	(INPUT)	(QUTPUT)	TEST CONDITIONS.	MILLA	1177	MAA	ONII
t _{pd(1)}	RASI	Any Q		5	16	30	ns
tpd(2)	RASI	RASn		2	10	14	ns
¹pd(3)	CASI	CASn]	2	7	14	ns
tpd(4)	Any A	Any Q]	3	9	17	ns
^t pd(5)	MSEL	Any Q	,	5	13	22	ns
t _{pd} (6)	LEt	Any Q			13	22	ns
^t pd(7)	LET	Any RAS			13	22	ns
tpd(8)	LE↑	Any CAS			13	22	ns
tpd(9)	MC0 or MC1	Any Q		6	14	24	ns
^t pd(10)	MC0 or MC1	Any RAS		2	10	15	ns
¹ pd(11)	MC0 or MC1	Any CAS	V _{CC} = 4.5 V to 5.5 V,	2	10	15	ns
tpd(12)	CS CS	Any Q	T _A ≈ 0°C to 70°C		13	24	ns
¹ pd(13)	टड	Any RAS			7	13	ns
^t pd(14)	<u>cs</u>	Any CAS			9	13	ns
^t pd(15)	SELO or SEL1	Any RAS			9	15	ns
^t pd(16)	SELO or SEL1	Any CAS			9	15	ns
ten(17)	QE1	Any Q			10	18	ns
ten(18)	OE↑	Any RAS			10	18	ns
t _{en(19)}	QĘ↓	Any CAS			10	18	ns
tdis(20)	Ŏ E 1	Any Q			12	20	ns
tdis(21)	ŌĒ1	Any RAS			12	20	ns
t _{dis(22)}	ŌĒt	Any CAS			12	20	ns

'ALS6301 switching characteristics, C_L = 150 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
^t pd(1)	RASI	Any Q		10	20	35	ns
^t pd(2)	RASI	RASn '		3	9	18	ns
tpd(3)	CASI	CASn		2	7	18	ns
^t pd(4)	Any A	Any Q		5	11	18	ns
tpd(5)	MSEL	Any Q		5	15	24	ns
^t pd(6)	LE1	Any Q			13	24	ns
tpd(7)	LE1	Any RAS			13	24	ns
tpd(8)	LE†	Any CAS	$V_{CC} = 4.5 \text{ V to 5.5 V},$		13	24	ns
^t pd(9)	MC0 or MC1	Any Q	T _A = 0°C to 70°C	8	15	25	ns
^t pd(10)	MC0 or MC1	Any RAS		5	10	16	ns
^t pd(11)	MC0 or MC1	Any CAS		5	10	16	ns
^t pd(12)	ĊŠ	Any Q			16	25	ns
^t pd(13)	CS .	Any RAS			9	15	ns
^t pd(14)	CS	Any CAS			9	15	ns
t _{pd(15)}	SELO or SEL1	Any RAS			10	17	ns
^t pd(16)	SELO or SEL1	Any CAS			10	17	ns

 $^{^{1}\}text{See}$ Parameter Measurement Information for load circuit and voltage waveforms. $^{\ddagger}\text{All typical values are at V}_{CC}~=~5~\text{V},~T_{A}~=~25~\text{°C}.$



'ALS6302 switching characteristics, C_L = 50 pF

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	rest conditions.	אוואי	1111	MAA	UNIT
tpd(1)	RASI	Any Q		5	16	30	ns
[†] pd(2)	RASI	RASn		2	10	14	ns
t _{pd} (3)	CASI	CASn]	2	7	14	ns
tpd(4)	Any A	Any Q]	3	9	17	ns
^t pd(5)	MSEL	Any Q]	5	13	22	ns
tpd(6)	LET	Any Q]		13	22	ns
[†] pd(7)	LE†	Any RAS			13	22	ns
tpd(8)	LET	Any CAS]		13	22	ns
t _{pd} (9)	MC0 or MC1	Any Q		6	14	24	ns
¹ pd(10)	MC0 or MC1	Any RAS		2	10	15	ns
tpd(11)	MC0 or MC1	Any CAS	V _{CC} = 4.5 V to 5.5 V,	2	10	15	ns
^t pd(12)	ĊŠ	Any Q	T _A = 0°C to 70°C		13	24	ns
t _{pd} (13)	<u>cs</u>	Any RAS]		7	13	ns
^t pd(14)	ĊŜ	Any CAS			9	13	ns
^t pd(15)	SELO or SEL1	Any RAS	}		9	15	ns
tpd(16)	SELO or SEL1	Any CAS			9	15	ns
ten(17)	ŌĒ÷	Any Q			10	18	ns
^t en(18)	ŌĒ↓	Any RAS			10	18	ns
t _{en(19)}	<u>Ω</u> ξ↑	Any ČAS]		10	18	ns
1dis(20)	ŌĒſ	Any Q			12	20	ns
tdis(21)	ŌĒ:	Any RAS			12	20	ns
tdis(22)	ŌE†	Any CAS			12	20	ns

'ALS6302 switching characteristics, C_L = 150 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр‡	MAX	UNIT
tpd(1)	RASI	Any Q		10	20	35	ns
tpd(2)	RASI	RASn		3	9	18	ns
tpd(3)	CASI	CASn		2	7	18	ns
^t pd(4)	Any A	Any Ω		5	11	18	ns
^t pd(5)	MSEL	Any Q		5	15	24	ns
¹ pd(6)	LE↑	Any Q			13	24	ns
^t pd(7)	LET	Any RAS			13	24	ns
tpd(8)	re.	Any CAS	V _{CC} = 4.5 V to 5.5 V,		13	24	ns
tpd(9)	MC0 or MC1	Any Q	$T_{\mathbf{A}} = 0 ^{\circ} \text{C to } 70 ^{\circ} \text{C}$	8	15	25	ns
^t pd(10)	MC0 or MC1	Any RAS]	5	10	16	ns
^t pd(11)	MC0 or MC1	Any CAS]	5	10	16	ns
[†] pd(12)	<u>cs</u>	Any Q			16	25	ns
tpd(13)	ে ड	Any RAS			9	15	ns
^t pd(14)	ে ছ	Any CAS			9	15	ns
^t pd(15)	SELO or SEL1	Any RAS]		10	17	ns
^t pd(16)	SELO or SEL1	' Any CAS			10	17	ns

[†]See Parameter Measurement Information for load circuit and voltage waveforms

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.



PARAMETER MEASUREMENT INFORMATION



^{*} tpd specified at CL = 50, 150 pF

CAPACITIVE LOAD SWITCHING

THREE-STATE ENABLE/DISABLE

FIGURE 4. SWITCHING TEST CIRCUIT





FIGURE 5. OUTPUT DRIVE LEVELS FOR TYPICAL SWITCHING CHARACTERISTICS



NOTE: Decoupling is needed for all AC tests

FIGURE 6. THREE-STATE CONTROL LEVELS

DON'T CARE

A INPUTS PROCESSOR ADDRESS DON'T CARE tpd(4) ---Q OUTPUTS ROW ADDRESS VALID COLUMN ADDRESS VALID /// DON'T CARE ///////// ČŠ tpd(9) j4 MC INPUTS READ/WRITE MODE REFRESH MODE RASI ('ALS6301) - ^tpd(2) i 4- tpd(2)-M RASI ('ALS6302) th(AR) tsu(AR) RASn OUTPUT - ¹pd(5) -**-**Ind(5) MSEL CASI ('ALS6301) ~ ^tod(3) → CASI ('ALS6302) tsu(AC)1-CASn OUTPUT tsu(29)

PARAMETER MEASUREMENT INFORMATION

BANK SELECT


SEL INPUTS

 $t3(min) = t2 min + t_{pd(5)} max + t_{su(AC)} - t_{pd(3)} min$

See the DRAM data sheet for applicable $t_{SU(AR)}$, $t_{SU(AR)}$, and $t_{h(AR)}$. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must relate to actual system capacitive loading.

FIGURE 7. READ/WRITE CYCLE TIMING (MC1, MC0 = 1, 0), (LE = H)


[†] Parameters $t_{Su(AR)}$, $t_{Su(AC)}$, and $t_{h(AR)}$ are timing requirements of the dynamic RAM. Parameters t1, t2, and t3 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirements for t1, t2, and t3 are as follows:



[†]t_{su(AR)}, t_{su(AC)}, and t_{h(AR)} are timing requirements of the dynamic RAM. See the DRAM data sheet for applicable specifications,


FIGURE 8. READ/WRITE CYCLE TIMING USING INPUT LATCHES (MC1, MC0 = H, L)

PARAMETER MEASUREMENT INFORMATION



 $^{^{\}dagger}t_{SU(AR)}, t_{W(RL)},$ and $t_{W(RH)}$ are timing requirements of the dynamic RAM. See DRAM data sheet for applicable specifications.

FIGURE 9. REFRESH CYCLE TIMING (MC1, MC0 = L, L) WITHOUT SCRUBBING



[†] Parameters t_{Su(AR)}, t_{Su(AC)}, and t_{h(AR)} are timing requirements of the dynamic RAM. Parameters t2, t3, and t4 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirement for t2, t3, and t4 are as follows:

See the DRAM data sheet for applicable t_{su(AR)}, t_{su(AC)}, and t_{h(AR)}. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must correspond to actual system capacitive loading. [‡]A CASn output is selected by the bank counter. All other CASn outputs will remain high.

FIGURE 10. REFRESH CYCLE TIMING (MC1, MC0 = L, H) WITH MEMORY SCRUBBING



PARAMETER MEASUREMENT INFORMATION A. SEL INPUTS DON'T CARE Tod(9) DON'T CARE Tou(28) MC INPUTS CLR REFRESH MODE MC1.0 - HH Tw(23) RASI (6302) RASI (6302) MSEL

FIGURE 11. REFRESH COUNTER RESET (MC1, MC0 = H, H)




FIGURE 12. MISCELLANEOUS TIMING

