


# HCC/HCF4034B


# 8-STAGE STATIC BIDIRECTIONAL PARALLEL/SERIAL INPUT/OUTPUT BUS REGISTER

- BIDIRECTIONAL PARALLEL DATA INPUT
- PARALLEL OR SERIAL INPUTS/PARALLEL OUTPUTS
- ASYNCHRONOUS OR SYNCHRONOUS PAR-ALLEL DATA LOADING
- PARALLEL DATA-INPUT ENABLE ON "A" DATA LINES (3-state output)
- DATA RECIRCULATION FOR REGISTER EX-PANSION
- MULTIPACKAGE REGISTER EXPANSION
- FULLY STATIC OPERATIONAL DC-TO-5MHz (typ.) AT V<sub>DD</sub> = 10V
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TEN-TATIVE STANDARD N° 13A, "STANDARD SPE-CIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

#### DESCRIPTION

The HCC4034B (extended temperature range) and HCF4034B (intermediate temperature range) are monolithic integrated circuits, available in 24-lead dual in-line plastic or ceramic package and plastic micro package. The HCC/HCF4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to: 1) bidirectionally transfer parallel information between two buses; 2) convert serial data to parallel form and direct the parallel data to either of two buses; 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYN-CHRONOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PARALLEL/ SERIAL (P/S). Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided. All register stages are D-type masterslave flip-flops with separate master and slave clock





June 1989 1/16


inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION – A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow. The AE-input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are

enabled only when this signal is high. Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

SERIALOPERATION – A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed). The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high). Register expansion can be accomplished by simply cascading HCC/HCF4034B packages.

#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DD</sub> *	Supply Voltage : <b>HCC</b> Types <b>HCF</b> Types	- 0.5 to + 20 - 0.5 to + 18	\ \ \
Vi	Input Voltage	- 0.5 to V <sub>DD</sub> + 0.5	V
II	DC Input Current (any one input)	± 10	mA
P <sub>tot</sub>	Total Power Dissipation (per package) Dissipation per Output Transistor for Top = Full Package-temperature Range	200	mW mW
T <sub>op</sub>	Operating Temperature : HCC Types HCF Types	- 55 to + 125 - 40 to + 85	°C °C
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.




#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage : <b>HCC</b> Types <b>HCF</b> Types	3 to 18 3 to 15	V V
VI	Input Voltage	0 to V <sub>DD</sub>	V
T <sub>op</sub>	Operating Temperature : HCC Types HCF Types	- 55 to + 125 - 40 to + 85	°C °C


#### **LOGIC DIAGRAMS**

#### STEERING LOGIC



#### LOGIC DIAGRAM AND TRUTH TABLE

REGISTER STAGE (1 of 8 stages)




### FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	Х	Serial Mode ; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode ; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode ; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode ; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode ; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	Х	Serial Mode ; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode ; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode ; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode ; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode ; "A" Asynch. Parallel Data Input, "B" Parallel Data Outpu

<sup>\*</sup> Outputs change at positive transition of clock in the serial mode and when the A/S control inputs is "low" in the parallel mode.



#### **TIMING DIAGRAM**



## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

	Test Conditions Values					3			,	Values	;			
Symbol	Parameter		V <sub>I</sub> V <sub>O</sub>		IIoI V□	V <sub>DD</sub>	T <sub>Low</sub> *		25°C			T <sub>High</sub> *		Unit
			(V)	(V)	(μA)	(V)	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
ΙL	Quiescent		0/ 5			5		5		0.04	5		150	
	Current	Current HCC Types	0/10			10		10		0.04	10		300	
			0/15			15		20		0.04	20		600	
			0/20			20		100		0.08	100		3000	μΑ
		LICE	0/ 5			5		20		0.04	20		150	
		HCF Types	0/10			10		40		0.04	40		300	
		Types	0/15			15		80		0.04	80		600	
V <sub>OH</sub>	Output High	ì	0/ 5		< 1	5	4.95		4.95			4.95		
	Voltage		0/10		< 1	10	9.95		9.95			9.95		V
			0/15		< 1	15	14.95		14.95			14.95		
V <sub>OL</sub>	Output Low		5/0		< 1	5		0.05			0.05		0.05	
	Voltage		10/0		< 1	10		0.05			0.05		0.05	V
			15/0		< 1	15		0.05			0.05		0.05	
$V_{IH}$	Input High			0.5/4.5	< 1	5	3.5		3.5			3.5		
	Voltage			1/9	< 1	10	7		7			7		V
				1.5/13.5	< 1	15	11		11			11		_
$V_{IL}$	Input Low			4.5/0.5	< 1	5		1.5			1.5		1.5	
	Voltage			9/1	< 1	10		3			3		3	V
				13.5/1.5	< 1	15		4			4		4	
I <sub>OH</sub>	Output		0/ 5	2.5		5	- 2		- 1.6	- 3.2		- 1.15		
	Drive	HCC	0/ 5	4.6		5	- 0.64		- 0.51	- 1		- 0.36		
	Current	Types	0/10	9.5		10	- 1.6		- 1.3	- 2.6		- 0.9		
			0/15	13.5		15	- 4.2		- 3.4	- 6.8		- 2.4		mA
			0/ 5	2.5		5	- 1.53		- 1.36			- 1.1		
		HCF	0/ 5	4.6		5	- 0.52		- 0.44	- 1		- 0.36		
		Types	0/10	9.5		10	- 1.3		- 1.1	- 2.6		- 0.9		
			0/15	13.5		15	- 3.6		- 3.0	- 6.8		- 2.4		
$I_{OL}$	Output	HCC	0/ 5	0.4		5	0.64		0.51	1		0.36		
	Sink	Types	0/10	0.5		10	1.6		1.3	2.6		0.9		
	Current	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0/15	1.5		15	4.2		3.4	6.8		2.4		mA
		HCF	0/ 5	0.4		5	0.52		0.44	1		0.36		IIIA
		Types	0/10	0.5		10	1.3		1.1	2.6		0.9		
			0/15	1.5		15	3.6		3.0	6.8		2.4		
I <sub>IH</sub> , I <sub>IL</sub>	Input HCC Leakage Types		0/18	Any In	nut	18		± 0.1		±10 <sup>-5</sup>	± 0.1		± 1	
	Current	HCF Types	0/15	7 dily ili		15		± 0.3		±10 <sup>-5</sup>	± 0.3		± 1	μΑ
I <sub>OH</sub>	3-State Output	HCC Types	0/18	0/18		18		± 0.4		±10 <sup>-4</sup>	± 0.4		± 12	^
	Leakage Current	HCF Types	0/15	0/15		15		± 1.0		±10 <sup>-4</sup>	± 1.0		± 7.5	μΑ
Cı	Input Capad			Any In	put					5	7.5			pF




<sup>\*</sup>  $T_{Low} = -55^{\circ}\text{C}$  for **HCC** device :  $-40^{\circ}\text{C}$  for **HCF** device. \*  $T_{High} = +125^{\circ}\text{C}$  for **HCC** device :  $+85^{\circ}\text{C}$  for **HCF** device. The Noise Margin for both "1" and "0" level is : 1V min. with  $V_{DD} = 5\text{V}$ , 2V min. with  $V_{DD} = 10\text{V}$ , 2.5V min. with  $V_{DD} = 15\text{V}$ .

**DYNAMIC ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ ,  $C_{L} = 50 pF$ ,  $R_{L} = 200 k\Omega$ , typical temperature coefficient for all  $V_{DD}$  values is  $0.3\%/^{\circ}C$ , all input rise and fall times = 20ns)


	Donomotor	Test Conditions					
Symbol	Parameter		V <sub>DD</sub> (V)	Min.	Тур.	Max.	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time :		5		350	700	
	A (B) Parallel Data in to B (A) Parallel Data Out		10		120	240	ns
	B (A) Parallel Data Out		15		85	170	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	3-state Propagation Delay Time		5		200	400	
$t_{PZL}$ , $t_{PZH}$	A/B or AE to "A" OUT		10		80	160	ns
			15		60	120	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time		5		100	200	
			10		50	100	ns
			15		40	80	
t <sub>setup</sub>	Data Setup Time Serial Data to		5		80	160	
	Clock		10		30	60	ns
			15		20	40	
	Parallel Data to Clock		5		25	50	
			10		15	30	ns
			15		10	20	
t <sub>w</sub>	High-level Pulse Width, AE, P/S,		5		175	350	
	A/S		10		70	140	ns
			15		40	80	
f <sub>CL</sub>	Maximum Clock Frequency		5	2	4		
			10	5	10		MHz
			15	7	14		
t <sub>W</sub>	Clock Pulse Width		5		125	250	
			10		50	100	ns
			15		35	70	
t <sub>r</sub> , t <sub>f</sub> *	Clock Input Rise or Fall Time		5,10,15			15	μs

<sup>\*</sup> If more than one unit is cascaded. tr should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.


Typical Output Low (sink) Current Characteristics.




Typical Output High (source) Current Characteristics.



Minimum Output Low (sink) Current Characteristics.




Minimum Output High (source) Current Characteristics.




#### **TYPICAL APPLICATIONS**

16-BIT PARALLEL IN/PARALLEL OUT PARALLEL IN/SERIAL OUT, SERIAL IN/PARALLEL OUT, SERIAL IN/SERIAL OUT REGISTER.




#### **TYPICAL APPLICATIONS** (continued)


## 16-BIT SERIAL IN/GATED PARALLEL OUT REGISTER



### FREQUENCY AND PHASE COMPARATOR.




#### **TIMING DIAGRAM**



#### **TYPICAL APPLICATIONS** (continued)

#### SHIFT RIGHT/SHIFT LEFT WITH PARALLEL INPUTS




A "High" ("Low") on the Shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2. Other

logic schemes may be used in place of registers 3 and 4 for parallel loading. When parallel inputs are not used Reg. 3 and 4 and associated logic are not required.


\* Shift Left input must be disabled during parallel entry.

#### N-STAGE REGISTER WITH FIXED SERIAL OUTPUT LINE




#### **TYPICAL APPLICATIONS** (continued)

#### SAMPLE AND HOLD REGISTER-SERIAL/PARALLEL IN-PARALLEL OUT




#### SINGLE-AND DOUBLE-BUS SYSTEMS




The "A" enable (AE) and A/B signals control all combinations of transfer between the registers and bus systems.

## **TEST CIRCUITS**


Quiescent Device Current.



Noise Immunity.




Input Leakage Current.




# Plastic DIP24 (0.25) MECHANICAL DATA

DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			32.2			1.268	
E	15.2		16.68	0.598		0.657	
е		2.54			0.100		
e3		27.94			1.100		
F			14.1			0.555	
Ι		4.445			0.175		
L		3.3			0.130		




# **Ceramic DIP24 MECHANICAL DATA**

DIM.		mm		inch				
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А			32.3			1.272		
В	13.05		13.36	0.514		0.526		
С	3.9		5.08	0.154		0.200		
D	3			0.118				
Е	0.5		1.78	0.020		0.070		
e3		27.94			1.100			
F	2.29		2.79	0.090		0.110		
G	0.4		0.55	0.016		0.022		
Ι	1.17		1.52	0.046		0.060		
L	0.22		0.31	0.009		0.012		
М	1.52		2.49	0.060		0.098		
N1	4° (min.), 15°	(max.)						
Р	15.4		15.8	0.606		0.622		
Q			5.71			0.225		



## **SO24 MECHANICAL DATA**

DIM.		mm		inch			
J.M.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			2.65			0.104	
a1	0.10		0.20	0.004		0.007	
a2			2.45			0.096	
b	0.35		0.49	0.013		0.019	
b1	0.23		0.32	0.009		0.012	
С		0.50			0.020		
c1		•	45° (	(typ.)	•		
D	15.20		15.60	0.598		0.614	
E	10.00		10.65	0.393		0.420	
е		1.27			0.05		
e3		13.97			0.55		
F	7.40		7.60	0.291		0.299	
L	0.50		1.27	0.19		0.050	
S			8° (r	nax.)			



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A



## This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.