

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

D2900, JANUARY 1986 - REVISED MARCH 1988

- Provides Control for 16K, 64K, 256K, and 1M Dynamic RAMs
- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 52-Pin Dual-In-Line Package

description

The 'ALS6301 and 'ALS6302 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.


Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS6301 offers active-low Row Address Strobe Input ($\overline{\text{RAS}}\text{I}$) and Column Address Strobe Input ($\overline{\text{CAS}}\text{I}$), while the 'ALS6302 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.

Using two 10-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 1M. These latches and the two row/column refresh address counters feed into a 10-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ outputs. The two bits are normally obtained from the two highest-order address bits.


The 'ALS6301 and 'ALS6302 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles. In this mode all $\overline{\text{RAS}}$ outputs will be active (low) while only one $\overline{\text{CAS}}$ output is active at a time.

The SN74ALS6301 and SN74ALS6302 are characterized for operation from 0°C to 70°C.

SN74ALS6301, SN74ALS6302 ... JD OR N PACKAGE
(TOP VIEW)



SN74ALS6301, SN74ALS6302 ... FN PACKAGE
(TOP VIEW)



¹ 'ALS6301 has active-low inputs $\overline{\text{CAS}}\text{I}$ and $\overline{\text{RAS}}\text{I}$; 'ALS6302 has active-high inputs CASI and RASI .

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

SN74ALS6301, SN74ALS6302 **DYNAMIC MEMORY CONTROLLERS**


logic symbols†



†These symbols are in accordance with ANSI/IEEE Std-91-1984 and IEC Publication 617-12.
 Pin numbers shown are for JD and N packages.

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

logic diagram (positive logic)



Pin numbers shown are for JD and N packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALS6301, SN74ALS6302

DYNAMIC MEMORY CONTROLLERS

TERMINAL FUNCTIONS

PIN NAME	DESCRIPTION
A0-A19	Address Inputs. A0-A9 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q9 when the DMC is in the read/write mode and MSEL is low. A10-A19 are latched in as the column address, and will drive Q0-Q9 when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input signal is low.
$\overline{\text{CAS}}$ or CAS	Column Address Strobe Input. This input going active causes the selected $\overline{\text{CAS}}$ output to be forced low. The $\overline{\text{CAS}}$ input on the 'ALS6301 is active low input while on the 'ALS6302, CAS is active high input. (For more details see timing diagrams.)
$\overline{\text{CAS0}}-\overline{\text{CAS3}}$	Column Address Strobe. During normal Read/Write cycles the two selected bits (SEL0, SEL1) determine which $\overline{\text{CAS}}$ output will go active following $\overline{\text{CAS}}$ ('ALS6301) or CAS ('ALS6302) going active. When memory scrubbing is being performed, only the $\overline{\text{CASn}}$ signal selected will be active. For non-scrubbing cycles, all four $\overline{\text{CAS}}$ outputs will remain high.
$\overline{\text{CS}}$	Chip Select. This active-low input is used to enable the DMC. When $\overline{\text{CS}}$ is active, the DMC operates normally in all four modes. When $\overline{\text{CS}}$ goes high, the device will not enter the read/write mode. This allows other devices to access the same memory that the DMC is controlling.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing the latches to accept new input data. A low input on LE latches the input data.
MC0, MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the four operating modes is given in Table 2.
MSEL	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs. When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address may come from either the address latch or refresh address counter depending on MC0 and MC1 (see Mode Control Function Table).
$\overline{\text{OE}}$	Output Enable. This active-low input enables/disables the output signals. When $\overline{\text{OE}}$ is high, the outputs of the DMC enter the high-impedance state.
Q0-Q9	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having capacitance of up to 500 picofarads.
$\overline{\text{RAS}}$ or RAS	Row Address Strobe Input. During the normal memory cycles, the decoded $\overline{\text{RASn}}$ output ($\overline{\text{RAS0}}$, $\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$, or $\overline{\text{RAS3}}$) is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four $\overline{\text{RAS}}$ outputs will be low while the Row Address Strobe Input signal is active. The $\overline{\text{RAS}}$ on the 'ALS6301 is an active-low input while on the 'ALS6302, RAS is an active-high input. (For more details see timing diagrams).
$\overline{\text{RAS0}}-\overline{\text{RAS3}}$	Row Address Strobe. Each of the Row Address Strobe outputs provides a $\overline{\text{RAS}}$ signal to one of the four banks of dynamic memory. Each $\overline{\text{RASn}}$ output will go low when selected by SEL0 and SEL1 after $\overline{\text{RAS}}$ ('ALS6301) or RAS ('ALS6302) goes active. All four go low in response to $\overline{\text{RAS}}$ ('ALS6301) or RAS ('ALS6302) while in the refresh mode.
SEL0, SEL1	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode to select which bank of memory will be receiving the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals after $\overline{\text{RAS}}$ ('ALS6301) or RAS ('ALS6302) and $\overline{\text{CAS}}$ ('ALS6301) or CAS ('ALS6302) go active.
$\overline{\text{TP}}$	This active-low test input asynchronously sets the row and column input latches high, while forcing the two bank select latches low. In normal operation, $\overline{\text{TP}}$ is tied high.

**SN74ALS6301, SN74ALS6302
DYNAMIC MEMORY CONTROLLERS**

FUNCTION TABLES

MODE-CONTROL

MC1	MC0	OPERATING MODE
L	L	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate the addresses. In this mode, all four $\overline{\text{RAS}}$ outputs are active while the four $\overline{\text{CAS}}$ outputs remain high.
L	H	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters generating the addresses. MSEL is used to select either the row or the column counter. All four $\overline{\text{RAS}}$ outputs go low in response to $\overline{\text{RASi}}$ ('ALS6301) or $\overline{\text{RASi}}$ ('ALS6302), while only one $\overline{\text{CASn}}$ output goes low in response to $\overline{\text{CASi}}$ ('ALS6301) or $\overline{\text{CASi}}$ ('ALS6302). The bank counter keeps track of which $\overline{\text{CAS}}$ output goes active. This mode can also be used during system power-up so that the memory can be written with a known data pattern.
H	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed to the address output lines using MSEL. SEL0 and SEL1 are decoded to determine which $\overline{\text{RASn}}$ and $\overline{\text{CASn}}$ outputs will be active. The refresh counter is disabled while in this mode.
H	H	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition of $\overline{\text{RASi}}$ ('ALS6301) or $\overline{\text{RASi}}$ ('ALS6302), putting them at start of the refresh sequence (see timing diagrams for more detail). In this mode, all four $\overline{\text{RAS}}$ outputs are driven low after the active edge of $\overline{\text{RASi}}$ ('ALS6301) or $\overline{\text{RASi}}$ ('ALS6302) so that DRAM wake-up cycles may also be performed.

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

FUNCTION TABLES (continued)
ADDRESS OUTPUT FUNCTIONS

MODE	INPUTS				OUTPUTS Q0-Q9
	MC1	MC0	MSEL	\overline{CS}	
Refresh without scrubbing	L	L	X	X	Row counter address
Refresh with scrubbing	L	H	L	X	Row counter address
			H	X	Column counter address
			L	L	Row address [†]
Read/write	H	L	H	L	Column address [†]
			X	H	All L
Clear refresh counter [‡]	H	H	X	X	All L

RAS OUTPUT FUNCTIONS

INPUTS						OUTPUTS			
'ALS6301 RASi	'ALS6302 RASi	MC1	MC0	SEL1 [†]	SEL0 [†]	\overline{CS}	RAS0	RAS1	RAS2 RAS3
L	H	L	L	X	X	X	L	L	L L
L	H	L	H	X	X	X	L	L	L L
L	H	H	L	L	L	L	L	H	H H
				L	H	L	H	L	H H
				H	L	L	H	H	L H
				H	H	L	H	H	H L
				X	X	H	H	H	H H
L	H	H	H	X	X	X	L	L	L L
H	L	X	X	X	X	X	H	H	H H

CAS OUTPUT FUNCTIONS

INPUTS								OUTPUTS				
'ALS6301 CASi	'ALS6302 CASi	MC1	MC0	SEL1†	SEL0†	INTERNAL BC1 BC0	CS	CAS0	CAS1	CAS2	CAS3	
L	H	L	L	X	X	X X	X	H	H	H	H	
L	H	L	H	X	X	L L	X	L	H	H	H	
						L H	X	H	L	H	H	
						H L	X	H	H	L	H	
						H H	X	H	H	H	L	
L	H	H	L	L	L	X X	L	L	H	H	H	
						H H	X X	L	H	L	H	H
						X X	L	H	H	L	H	
						X X	H	H	H	H	H	
L	H	H	H	X	X	X X	X	H	H	H	H	
H	L	X	X	X	X	X X	X	H	H	H	H	

[†] If \overline{TP} is low, the row and column address latch will be high. If \overline{TP} is high, the row and column address latch will be at the levels entered when LE was last high.

[‡] For 'ALS6301, clearing occurs on the low-to-high transition of RASi; for 'ALS6302, clearing occurs on the high-to-low transition of RASi.

read/write operation details

During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM controlled by the MSEL input. The corresponding $\overline{\text{RAS}}_n$ and $\overline{\text{CAS}}_n$ output signals strobe the addresses into memory. The block diagram in Figure 1 shows a typical system interface for a four-megaword dynamic memory. The DMC is used to control the four banks of 1M memory.

For systems where addresses and data are multiplexed onto a single bus, the DMC uses latches. (row, column, and bank) to hold the address information. Figure 5 shows a typical timing diagram using the input latches. The twenty-two input latches are transparent when latch enable (LE) is high, and latch the input data whenever LE is taken low. For systems in which the processor has separate address and data buses, LE may be permanently high (see timing diagram in Figure 4).




FIGURE 1. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY

SN74ALS6301, SN74ALS6302
DYNAMIC MEMORY CONTROLLERS

read/write operations (continued)

The DMC is designed with heavy-duty outputs that are capable of driving four banks of 16-bit words, including six checkbits used for error detection and correction.

In addition to heavy-duty output drivers, the outputs are designed with balanced output impedances ($25\ \Omega$ both high and low). This feature optimizes the drive low characteristics, based on safe undershoot, while providing symmetrical drive high characteristics. It also eliminates the external resistors required to pull the outputs up to the MOS V_{OH} level ($V_{CC} \approx 1.5\text{ V}$).




FIGURE 2. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY WITH ERROR DETECTION AND CORRECTION

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

memory expansion

With a 10-bit address path, the DMC can control up to four megaword when using 1M dynamic RAMs. If a larger memory size is desired, the DMC's chip select (\overline{CS}) makes it easy to expand the memory size by using additional DMCs. A sixteen-megaword memory system is shown in Figure 3.

To maintain maximum performance in 32-bit applications, it is recommended that individual bus drivers be used for each bank.




FIGURE 3. 16-MEGAWORD X 16-BIT DYNAMIC MEMORY

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

refresh operations

The two 10-bit counters in the 'ALS6301 and 'ALS6302 support 128-, 256-, 512-, and 1024-line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible. The refresh counters are advanced on the low-to-high transition of $\overline{\text{RAS}}$ on the 'ALS6301, and on the high-to-low transition of RAS on the 'ALS6302. The refresh counters are reset to zero on the low-to-high transition of $\overline{\text{RAS}}$ on the 'ALS6301, and on the high-to-low transition of RAS on the 'ALS6302, if MC1 and MC0 are at a high logic level. See Figure 8 for additional timing details.

When performing refresh cycles without memory scrubbing (MC1 and MC0 both low), all four $\overline{\text{RAS}}$ outputs go low, while all $\overline{\text{CAS}}$ outputs are driven high. Typical timing for this mode of operation is shown in Figure 6.

decoupling

Due to the high switching speed and high drive capability of the 'ALS6301 and 'ALS6302, it is necessary to decouple the device for proper operation. Multilayer ceramic 0.1- μF to 1- μF capacitors are recommended for decoupling. It is important to mount the capacitors as close as possible to the power pins (V_{CC} and GND) to minimize lead inductance and noise. A ground plane is recommended.

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Voltage applied to disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND pins.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{QH}	High-level output current			-2.6	mA
I_{QL}	Low-level output current			12	mA
t_w	Pulse duration	(23) \overline{RAS} low or RAS high	10		ns
		(24) \overline{RAS} high or RAS low	10		
		(25) LE high	10		
t_{su}	Setup time	(26) A_n before LE^\dagger	5		ns
		(27) $SELn$ before LE^\dagger	5		
		(28) MCO_1 high before \overline{RAS}^\dagger or RAS^\dagger	10		
		(29) $SELn$ before \overline{RAS}^\dagger or RAS^\dagger	5		
t_h	Hold time	(30) A_n after LE^\dagger	5		ns
		(31) $SELn$ after LE^\dagger	5		
T_A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
V_{IK}	$V_{CC} = 4.5$ V,	$I_I = -18$ mA			-1.2	V
V_{OH}	$V_{CC} = 4.5$ V,	$I_{QH} = -2.6$ mA	2.4	3.2		V
V_{OL}	$V_{CC} = 4.5$ V,	$I_{OL} = 1$ mA		0.15	0.5	V
	$V_{CC} = 4.5$ V,	$I_{OL} = 12$ mA		0.35	0.8	
I_{OL}	$V_{CC} = 4.5$ V,	$V_O = 2$ V	30			mA
I_{OZH}	$V_{CC} = 5.5$ V,	$V_O = 2.7$ V			20	μA
I_{OZL}	$V_{CC} = 5.5$ V,	$V_O = 0.4$ V			-20	μA
I_I	$V_{CC} = 5.5$ V,	$V_I = 7$ V			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V,	$V_I = 2.7$ V			20	μA
I_{IL}	$V_{CC} = 5.5$ V,	$V_I = 0.4$ V			-0.1	mA
I_O^\S	$V_{CC} = 5.5$ V,	$V_O = 2.25$ V	-30		-112	mA
I_{CC}	$V_{CC} = 5.5$ V			136	220	mA

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

[§]The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, I_{QS} .

SN74ALS6301
DYNAMIC MEMORY CONTROLLERS

'ALS6301 switching characteristics, $C_L = 50$ pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
$t_{pd(1)}$	\overline{RAS}	Any Q	$V_{CC} = 4.5$ V to 5.5 V, $T_A = 0^\circ\text{C}$ to 70°C	5	16	30	ns
$t_{pd(2)}$	\overline{RAS}	\overline{RASn}		2	10	14	ns
$t_{pd(3)}$	\overline{CAS}	\overline{CASn}		2	7	14	ns
$t_{pd(4)}$	Any A	Any Q		3	9	17	ns
$t_{pd(5)}$	MSEL	Any Q		5	13	22	ns
$t_{pd(6)}$	$LE\uparrow$	Any Q			13	22	ns
$t_{pd(7)}$	$LE\uparrow$	Any \overline{RAS}			13	22	ns
$t_{pd(8)}$	$LE\uparrow$	Any \overline{CAS}			13	22	ns
$t_{pd(9)}$	MC0 or MC1	Any Q		6	14	24	ns
$t_{pd(10)}$	MC0 or MC1	Any \overline{RAS}		2	10	15	ns
$t_{pd(11)}$	MC0 or MC1	Any \overline{CAS}		2	10	15	ns
$t_{pd(12)}$	\overline{CS}	Any Q			13	24	ns
$t_{pd(13)}$	\overline{CS}	Any \overline{RAS}			7	13	ns
$t_{pd(14)}$	\overline{CS}	Any \overline{CAS}			9	13	ns
$t_{pd(15)}$	SELO or SEL1	Any \overline{RAS}			9	15	ns
$t_{pd(16)}$	SELO or SEL1	Any \overline{CAS}			9	15	ns
$t_{en(17)}$	$\overline{OE}\downarrow$	Any Q			10	18	ns
$t_{en(18)}$	$\overline{OE}\downarrow$	Any \overline{RAS}			10	18	ns
$t_{en(19)}$	$\overline{OE}\downarrow$	Any \overline{CAS}			10	18	ns
$t_{dis(20)}$	$\overline{OE}\uparrow$	Any Q			12	20	ns
$t_{dis(21)}$	$\overline{OE}\uparrow$	Any \overline{RAS}			12	20	ns
$t_{dis(22)}$	$\overline{OE}\uparrow$	Any \overline{CAS}			12	20	ns

'ALS6301 switching characteristics, $C_L = 150$ pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
$t_{pd(1)}$	\overline{RAS}	Any Q	$V_{CC} = 4.5$ V to 5.5 V, $T_A = 0^\circ\text{C}$ to 70°C	10	20	35	ns
$t_{pd(2)}$	\overline{RAS}	\overline{RASn}		3	9	18	ns
$t_{pd(3)}$	\overline{CAS}	\overline{CASn}		2	7	18	ns
$t_{pd(4)}$	Any A	Any Q		5	11	18	ns
$t_{pd(5)}$	MSEL	Any Q		5	15	24	ns
$t_{pd(6)}$	$LE\uparrow$	Any Q			13	24	ns
$t_{pd(7)}$	$LE\uparrow$	Any \overline{RAS}			13	24	ns
$t_{pd(8)}$	$LE\uparrow$	Any \overline{CAS}			13	24	ns
$t_{pd(9)}$	MC0 or MC1	Any Q		8	15	25	ns
$t_{pd(10)}$	MC0 or MC1	Any \overline{RAS}		5	10	16	ns
$t_{pd(11)}$	MC0 or MC1	Any \overline{CAS}		5	10	16	ns
$t_{pd(12)}$	\overline{CS}	Any Q			16	25	ns
$t_{pd(13)}$	\overline{CS}	Any \overline{RAS}			9	15	ns
$t_{pd(14)}$	\overline{CS}	Any \overline{CAS}			9	15	ns
$t_{pd(15)}$	SELO or SEL1	Any \overline{RAS}			10	17	ns
$t_{pd(16)}$	SELO or SEL1	Any \overline{CAS}			10	17	ns

[†]See Parameter Measurement Information for load circuit and voltage waveforms.

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

SN74ALS6302
DYNAMIC MEMORY CONTROLLERS

***ALS6302 switching characteristics, $C_L = 50$ pF**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$t_{pd(1)}$	RAS _I	Any Q	$V_{CC} = 4.5$ V to 5.5 V, $T_A = 0^\circ\text{C}$ to 70°C	5	16	30	ns
$t_{pd(2)}$	RAS _I	$\overline{\text{RAS}}_n$		2	10	14	ns
$t_{pd(3)}$	CAS _I	$\overline{\text{CAS}}_n$		2	7	14	ns
$t_{pd(4)}$	Any A	Any Q		3	9	17	ns
$t_{pd(5)}$	MSEL	Any Q		5	13	22	ns
$t_{pd(6)}$	LE†	Any Q			13	22	ns
$t_{pd(7)}$	LE†	Any $\overline{\text{RAS}}$			13	22	ns
$t_{pd(8)}$	LE†	Any $\overline{\text{CAS}}$			13	22	ns
$t_{pd(9)}$	MC0 or MC1	Any Q		6	14	24	ns
$t_{pd(10)}$	MC0 or MC1	Any $\overline{\text{RAS}}$		2	10	15	ns
$t_{pd(11)}$	MC0 or MC1	Any $\overline{\text{CAS}}$		2	10	15	ns
$t_{pd(12)}$	$\overline{\text{CS}}$	Any Q			13	24	ns
$t_{pd(13)}$	$\overline{\text{CS}}$	Any $\overline{\text{RAS}}$			7	13	ns
$t_{pd(14)}$	$\overline{\text{CS}}$	Any $\overline{\text{CAS}}$			9	13	ns
$t_{pd(15)}$	SELO or SEL1	Any $\overline{\text{RAS}}$			9	15	ns
$t_{pd(16)}$	SELO or SEL1	Any $\overline{\text{CAS}}$			9	15	ns
$t_{en(17)}$	$\overline{\text{OE}}_+$	Any Q			10	18	ns
$t_{en(18)}$	$\overline{\text{OE}}_-$	Any $\overline{\text{RAS}}$			10	18	ns
$t_{en(19)}$	$\overline{\text{OE}}_-$	Any $\overline{\text{CAS}}$			10	18	ns
$t_{dis(20)}$	$\overline{\text{OE}}_+$	Any Q			12	20	ns
$t_{dis(21)}$	$\overline{\text{OE}}_+$	Any $\overline{\text{RAS}}$			12	20	ns
$t_{dis(22)}$	$\overline{\text{OE}}_+$	Any $\overline{\text{CAS}}$			12	20	ns

***ALS6302 switching characteristics, $C_L = 150$ pF**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$t_{pd(1)}$	RAS _I	Any Q	$V_{CC} = 4.5$ V to 5.5 V, $T_A = 0^\circ\text{C}$ to 70°C	10	20	35	ns
$t_{pd(2)}$	RAS _I	$\overline{\text{RAS}}_n$		3	9	18	ns
$t_{pd(3)}$	CAS _I	$\overline{\text{CAS}}_n$		2	7	18	ns
$t_{pd(4)}$	Any A	Any Q		5	11	18	ns
$t_{pd(5)}$	MSEL	Any Q		5	15	24	ns
$t_{pd(6)}$	LE†	Any Q			13	24	ns
$t_{pd(7)}$	LE†	Any $\overline{\text{RAS}}$			13	24	ns
$t_{pd(8)}$	LE†	Any $\overline{\text{CAS}}$			13	24	ns
$t_{pd(9)}$	MC0 or MC1	Any Q		8	15	25	ns
$t_{pd(10)}$	MC0 or MC1	Any $\overline{\text{RAS}}$		5	10	16	ns
$t_{pd(11)}$	MC0 or MC1	Any $\overline{\text{CAS}}$		5	10	16	ns
$t_{pd(12)}$	$\overline{\text{CS}}$	Any Q			16	25	ns
$t_{pd(13)}$	$\overline{\text{CS}}$	Any $\overline{\text{RAS}}$			9	15	ns
$t_{pd(14)}$	$\overline{\text{CS}}$	Any $\overline{\text{CAS}}$			9	15	ns
$t_{pd(15)}$	SELO or SEL1	Any $\overline{\text{RAS}}$			10	17	ns
$t_{pd(16)}$	SELO or SEL1	Any $\overline{\text{CAS}}$			10	17	ns

†See Parameter Measurement Information for load circuit and voltage waveforms

‡All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

PARAMETER MEASUREMENT INFORMATION



* t_{pd} specified at $C_L = 50, 150$ pF

CAPACITIVE LOAD SWITCHING

THREE-STATE ENABLE/DISABLE

FIGURE 4. SWITCHING TEST CIRCUIT






FIGURE 5. OUTPUT DRIVE LEVELS FOR TYPICAL SWITCHING CHARACTERISTICS



NOTE: Decoupling is needed for all AC tests

FIGURE 6. THREE-STATE CONTROL LEVELS

PARAMETER MEASUREMENT INFORMATION



† Parameters $t_{su}(AR)$, $t_{su}(AC)$, and $t_h(AR)$ are timing requirements of the dynamic RAM. Parameters t_1 , t_2 , and t_3 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirements for t_1 , t_2 , and t_3 are as follows:


$$\begin{aligned} t_1(\min) &= t_{pd(4)} \max + t_{su}(AR) \min - t_{pd(2)} \min \\ t_2(\min) &= t_{pd(2)} \max + t_h(AR) \min - t_{pd(5)} \min \\ t_3(\min) &= t_2 \min + t_{pd(5)} \max + t_{su}(AC) - t_{pd(3)} \min \end{aligned}$$

See the DRAM data sheet for applicable $t_{su}(AR)$, $t_{su}(AR)$, and $t_h(AR)$. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must relate to actual system capacitive loading.

FIGURE 7. READ/WRITE CYCLE TIMING (MC1, MC0 = 1, 0), (LE = H)

SN74ALS6301, SN74ALS6302
DYNAMIC MEMORY CONTROLLERS


PARAMETER MEASUREMENT INFORMATION



$^{\dagger}t_{su}(AR)$, $t_{su}(AC)$, and $t_{h}(AR)$ are timing requirements of the dynamic RAM. See the DRAM data sheet for applicable specifications.

FIGURE 8. READ/WRITE CYCLE TIMING USING INPUT LATCHES (MC1, MC0 = H, L)


PARAMETER MEASUREMENT INFORMATION



$t_{su(AR)}^{\dagger}$, $t_{w(RL)}^{\dagger}$, and $t_{w(RH)}^{\dagger}$ are timing requirements of the dynamic RAM. See DRAM data sheet for applicable specifications.

FIGURE 9. REFRESH CYCLE TIMING (MC1, MC0 = L, L) WITHOUT SCRUBBING

SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS



[†] Parameters $t_{su}(AR)$, $t_{su}(AC)$, and $t_h(AR)$ are timing requirements of the dynamic RAM. Parameters t_2 , t_3 , and t_4 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirement for t_2 , t_3 , and t_4 are as follows:

$$\begin{aligned} t2(\min) &= t_{pd(2)} \max + t_{h(AR)} \min - t_{pd(5)} \min \\ t3(\min) &= t2 \min + t_{pd(5)} \max + t_{su(AC)} - t_{pd(3)} \min \\ t4(\min) &= t_{pd(9)} \max + t_{su(AR)} \min - t_{pd(2)} \min \end{aligned}$$

See the DRAM data sheet for applicable $t_{\text{SU(AR)}}$, $t_{\text{SU(AC)}}$, and $t_{\text{H(AR)}}$. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must correspond to actual system capacitive loading.

† A $\overline{\text{CAS}}_n$ output is selected by the bank counter. All other $\overline{\text{CAS}}_n$ outputs will remain high.

FIGURE 10. REFRESH CYCLE TIMING (MC1, MC0 = L, H) WITH MEMORY SCRUBBING




FIGURE 11. REFRESH COUNTER RESET (MC1, MC0 = H, H)

SN74ALS6301, SN74ALS6302
DYNAMIC MEMORY CONTROLLERS

PARAMETER MEASUREMENT INFORMATION




FIGURE 12. MISCELLANEOUS TIMING