74HC590

8-bit binary counter with output register; 3-state

Rev. 3 — 24 February 2016

Product data sheet

1. General description

The 74HC590 is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary counter features master reset counter (MRC) and count enable (CE) inputs. The counter and storage register have separate positive edge triggered clock (CPC and CPR) inputs. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable. A ripple carry output (RCO) is provided for cascading. Cascading is accomplished by connecting RCO of the first stage to $\overline{\text{CE}}$ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage to the counter clock (CPC) input of the following stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits

- Counter and register have independent clock inputs
- Counter has master reset
- Complies with JEDEC standard no. 7A
- Multiple package options
- Input levels:
 - ◆ For 74HC590: CMOS level
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 2000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC590D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC590PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HC590BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	SOT763-1




8-bit binary counter with output register; 3-state

4. Functional diagram






8-bit binary counter with output register; 3-state



8-bit binary counter with output register; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0 to Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
RCO	9	ripple carry output (active LOW)
MRC	10	master reset counter input (active LOW)
CPC	11	counter clock input (active HIGH)
CE	12	count enable input (active LOW)
CPR	13	register clock input (active HIGH)
ŌĒ	14	output enable input (active LOW)
V _{CC}	16	supply voltage


8-bit binary counter with output register; 3-state

6. Functional description

Table 3. Function table[1] [2]

Inputs					Description
OE	CPR	MRC	CE	CPC	
Н	Х	Х	Х	X	Q outputs disable
L	Х	Х	Х	X	Q outputs enable
Х	1	X	Х	X	counter data stored into register
X	\	Х	Х	X	register stage is not changed
Х	Х	L	Х	X	counter clear
Х	Х	Н	L	1	advance one count
X	Х	Н	L	\downarrow	no count
Х	Х	Н	Н	X	no count

- [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition.
- [2] $\overline{RCO} = \overline{Q0' \cdot Q1' \cdot Q2' \cdot Q3' \cdot Q4' \cdot Q5' \cdot Q6' \cdot Q7'}$ (Q0' to Q7' are internal outputs of the counter).



8-bit binary counter with output register; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$				
		RCO standard output		-	±25	mA
		Qn bus driver output		-	±35	mA
I _{CC}	supply current			-	70	mA
I _{GND}	ground current			-70	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2]			
		SO16 package		-	500	mW
		TSSOP16 package		-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	ns/V
		V _{CC} = 4.5 V	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C

^[2] For SO16 packages: P_{tot} derates linearly with 8 mW/K above 70 °C.
For TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN16 packages: P_{tot} derates linearly with 8 mW/K above 60 °C.

8-bit binary counter with output register; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	all outputs								
		$I_{O} = -20 \mu A$; $V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \mu A$; $V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A$; $V_{CC} = 6.0 \text{ V}$	5.9	6.0	-	5.9	-	5.9	-	V
		RCO standard output								
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.18	4.31	-	4.13	-	4.1	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.68	5.80	-	5.63	-	5.6	-	V
		Qn bus driver output								
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.18	4.31	-	4.13	-	4.1	-	V
	$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.68	5.80	-	5.63	-	5.6	-	V	
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	all outputs								
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A$; $V_{CC} = 6.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		RCO standard output								
		I _O = 4 mA; V _{CC} = 4.5 V	-	0.17	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.18	0.26	-	0.33	-	0.4	V
		Qn bus driver output								
		$I_{O} = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.17	0.26	-	0.33	-	0.4	V
		$I_O = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.18	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.5	-	±5.0	-	±10	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

8-bit binary counter with output register; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); for test circuit see Figure 14.

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _{pd}	propagation	CPC to RCO; see Figure 8	1]							
	delay	V _{CC} = 2.0 V	-	52	150	-	190	-	230	ns
		V _{CC} = 4.5 V	-	19	30	-	38	-	45	ns
		V _{CC} = 6.0 V	-	15	26	-	33	-	40	ns
		CPR to Qn; see Figure 9								
		V _{CC} = 2.0 V	-	50	140	-	175	-	210	ns
		V _{CC} = 4.5 V	-	17	28	-	35	-	42	ns
		V _{CC} = 6.0 V	-	14	24	-	30	-	36	ns
t _{PLH}	LOW to HIGH	MRC to RCO; see Figure 10								
	propagation delay	V _{CC} = 2.0 V	-	53	130	-	165	-	200	ns
		V _{CC} = 4.5 V	-	18	26	-	33	-	40	ns
		V _{CC} = 6.0 V	-	14	22	-	28	-	34	ns
t _{en}	enable time	OE to Qn; see Figure 11	2]							
		V _{CC} = 2.0 V	-	28	105	-	130	-	160	ns
		V _{CC} = 4.5 V	-	13	21	-	26	-	32	ns
		V _{CC} = 6.0 V	-	11	18	-	22	-	27	ns
t _{dis}	disable time	OE to Qn; see Figure 11	3]							
		V _{CC} = 2.0 V	-	28	105	-	130	-	160	ns
		V _{CC} = 4.5 V	-	13	21	-	26	-	32	ns
		V _{CC} = 6.0 V	-	11	18	-	22	-	27	ns
t _W	pulse width	CPC and CPR; HIGH or LOW; see Figure 8 and Figure 9								
		V _{CC} = 2.0 V	100	24	-	125	-	145	-	ns
		V _{CC} = 4.5 V	20	9	-	25	-	29	-	ns
		V _{CC} = 6.0 V	17	8	-	21	-	25	-	ns
		MRC; LOW; see Figure 10								+
		V _{CC} = 2.0 V	75	28	-	95	-	110	-	ns
		V _{CC} = 4.5 V	15	8	-	19	-	22	-	ns
		V _{CC} = 6.0 V	13	6	-	16	-	19	-	ns
t _{su}	set-up time	CPC to CPR; see Figure 13								
		V _{CC} = 2.0 V	100	46	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	14	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	10	-	21	-	26	-	ns
		CE to CPC; see Figure 12								
		V _{CC} = 2.0 V	100	44	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	11	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	9	-	21	-	26	-	ns

74HC590

All information provided in this document is subject to legal disclaimers.

8-bit binary counter with output register; 3-state

Table 7. Dynamic characteristics ...continued GND (ground = 0 V); for test circuit see <u>Figure 14</u>.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _h	hold time	CE to CPC; see Figure 12								
		V _{CC} = 2.0 V	0	-	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-	-	0	-	0	-	ns
t _{rec}	recovery time	MRC to CPC; see Figure 10								
		V _{CC} = 2.0 V	75	28	-	95	-	110	-	ns
		V _{CC} = 4.5 V	15	7	-	19	-	22	-	ns
		V _{CC} = 6.0 V	13	6	-	16	-	19	-	ns
f _{max}	maximum frequency	CPC or CPR; see Figure 8 and Figure 9								
		V _{CC} = 2.0 V	6.6	16	-	5.2	-	4.4	-	MHz
		V _{CC} = 4.5 V	33	52	-	26	-	22	-	MHz
		V _{CC} = 6.0 V	39	61	-	31	-	26	-	MHz
C _{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}$ [4]	-	44	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL} , t_{PLH} .
- [2] t_{en} is the same as t_{PZH} and t_{PZL} .
- [3] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;


V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = sum of outputs.$

8-bit binary counter with output register; 3-state

11. Waveforms




Measurement points are given in Table 8.

V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 8. Waveforms showing the propagation delays from the counter clock input (CPC) to ripple carry (RCO) output and the CPC pulse width

Table 8. Measurement points

Туре	Input		Output
	V _I	V _M	V _M
74HC590	V _{CC}	0.5V _{CC}	0.5V _{CC}



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 9. Waveforms showing the propagation delays from the register clock input (CPR) to output (Qn) and the register clock pulse width

8-bit binary counter with output register; 3-state






Fig 10. Waveforms showing the propagation delays from the master reset counter input (MRC) to output (RCO), the MRC pulse width and recovery time




8-bit binary counter with output register; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 12. Waveforms showing the set-up and hold times for the count enable input (CE) to the counter clock input (CPC)





Measurement points are given in <u>Table 8</u>.

 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 13. Waveforms showing the set-up and hold times for the counter clock input (CPC) to the register clock input (CPR)

8-bit binary counter with output register; 3-state





Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

 R_L = Load resistance.

S1 = Test selection switch.

Fig 14. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		Switch position				
V _{CC}	V _I t _r , t _f C		CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
2.0 V to 6.0 V			50 pF		open	GND	V _{CC}		

8-bit binary counter with output register; 3-state

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19

Fig 15. Package outline SOT109-1 (SO16)

IC590 All information provided in this document is subject to legal disclaimers.


© Nexperia B.V. 2017. All rights reserve

74HC590 **Nexperia**

8-bit binary counter with output register; 3-state

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	C	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18
_	VERSION	VERSION IEC	VERSION IEC JEDEC	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA PROJECTION

Fig 16. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

8-bit binary counter with output register; 3-state

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 17. Package outline SOT763-1 (DHVQFN16)

4HC590 All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

8-bit binary counter with output register; 3-state

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC590 v.3	20160224	Product data sheet	-	74HC590 v.2		
Modifications:	Type number	74HC590N (SOT38-4) remove	ed.			
74HC590 v.2	20090428	Product data sheet	-	74HC590 v.1		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	 Quick reference data incorporated in to <u>Section 9</u> and <u>Section 10</u>. 					
 Added type number 74HC590N (DIP16 package) 						
74HC590 v.1	20050330	Product data sheet	-	-		

8-bit binary counter with output register; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC590

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

8-bit binary counter with output register; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

8-bit binary counter with output register; 3-state

17. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history 17
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks19
16	Contact information
17	Contents 20