CD4034BMS

CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

December 1992

Features

- · High Voltage Types (20V Rating)
- · Bidirectional Parallel Data Input
- · Parallel or Serial Inputs/Parallel Outputs
- · Asynchronous or Synchronous Parallel Data Loading
- Parallel Data-Input Enable on "A" Data Lines (3-State Output)
- Data Recirculation for Register Expansion
- Multipackage Register Expansion
- Fully Static Operation DC-to-10MHz (typ.) at VDD = 10V
- Standardized Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20V
- 5V, 10V and 15V Parametric Ratings
- Maximum Input Current of 1μA at 18V Over Full Package-Temperature Range;
 - 100nA at 18V and +25°C
- Noise Margin (Over Full Package Temperature Range):
 - 1V at VDD = 5V
 - 2V at VDD = 10V
 - 2.5V at VDD = 15V
- Meets All Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications

- Parallel Input/Parallel Output, Serial Input/Parallel Output, Serial Input/Serial Output Register
- · Shift Right/Shift Left Register
- · Shift Right/Shift Left With Parallel Loading
- Address Register
- Buffer Register
- Bus System Register with Enable Parallel Lines at Bus Side
- Double Bus Register System
- Up-Down Johnson or Ring Counter
- Pseudo-Random Code Generators
- Sample and Hold Register (Storage, Counting, Display)
- · Frequency and Phase Comparator

Description

CD4034BMS is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:


1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRONOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PARALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

CD4034BMS

Pinout



Parallel Operation

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

Serial Operation

A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).


The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034BMS packages.

The CD4034BMS is supplied in these 24 lead outline packages:

Braze Seal DIP H4V Ceramic Flatpack H4P

Functional Diagram



Reliability Information Absolute Maximum Ratings Thermal Resistance Ceramic DIP and FRIT Package θ_{ja} Clathack Package 80°C/W DC Supply Voltage Range, (VDD) -0.5V to +20V $_{20^{o}\text{C/W}}^{\theta_{jc}}$ (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs -0.5V to VDD +0.5V Flatpack Package 70°C/W 20°C/W DC Input Current, Any One Input±10mA Maximum Package Power Dissipation (PD) at +125°C Operating Temperature Range.....-55°C to +125°C For TA = -55° C to $+100^{\circ}$ C (Package Type D, F, K).....500mW For TA = $+100^{\circ}$ C to $+125^{\circ}$ C (Package Type D, F, K) Derate Package Types D, F, K, H Storage Temperature Range (TSTG) -65°C to +150°C Linearity at 12mW/°C to 200mW Lead Temperature (During Soldering) +265°C Device Dissipation per Output Transistor 100mW

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

For TA = Full Package Temperature Range (All Package Types)

				GROUP A		LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS (1	CONDITIONS (NOTE 1)		TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VD	D or GND	1	+25°C	-	10	μΑ
				2	+125°C	-	1000	μΑ
		VDD = 18V, VIN = VD	D or GND	3	-55°C	-	10	μΑ
Input Leakage Current	IIL	VIN = VDD or GND	VDD = 20	1	+25°C	-100	-	nA
Except A and B Lines				2	+125°C	-1000	-	nA
			VDD = 18V	3	-55°C	-100	-	nA
Input Leakage Current	IIH	VIN = VDD or GND	VDD = 20	1	+25°C	-	100	nA
Except A and B Lines				2	+125°C	-	1000	nA
			VDD = 18V	3	-55°C	-	100	nA
Output Voltage	VOL15	VDD = 15V, No Load	•	1, 2, 3	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH15	VDD = 15V, No Load	(Note 3)	1, 2, 3	+25°C, +125°C, -55°C	14.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.	4V	1	+25°C	0.53	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0).5V	1	+25°C	1.4	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1	1.5V	1	+25°C	3.5	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.	6V	1	+25°C	-	-0.53	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.	5V	1	+25°C	-	-1.8	mA
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9	9.5V	1	+25°C	-	-1.4	mA
Output Current (Source)	IOH15	VDD = 15V, VOUT = 1	13.5V	1	+25°C	-	-3.5	mA
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10	μA	1	+25°C	-2.8	-0.7	V
P Threshold Voltage	VPTH	VSS = 0V, IDD = 10μΑ	4	1	+25°C	0.7	2.8	V
Functional	F	VDD = 2.8V, VIN = VDD or GND VDD = 20V, VIN = VDD or GND VDD = 18V, VIN = VDD or GND		7	+25°C	VOH >	VOL <	V
				7	+25°C	VDD/2 VDD/2	VDD/2	
				8A	+125°C			
		VDD = 3V, VIN = VDD or GND		8B	-55°C	1		
Input Voltage Low (Note 2)	VIL	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	-	1.5	V
Input Voltage High (Note 2)	VIH	VDD = 5V, VOH > 4.5	V, VOL < 0.5V	1, 2, 3	+25°C, +125°C, -55°C	3.5	-	V
Input Voltage Low (Note 2)	VIL	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	-	4	V
Input Voltage High (Note 2)	VIH	VDD = 15V, VOH > 13 VOL < 1.5V	3.5V,	1, 2, 3	+25°C, +125°C, -55°C	11	-	V
Tri-State Output	IOZL	VIN = VDD or GND	VDD = 20V	1	+25°C	-0.4	-	μΑ
Leakage		VOUT = 0V		2	+125°C	-12	-	μΑ
			VDD = 18V	3	-55°C	-0.4	-	μΑ
Tri-State Output	IOZH	VIN = VDD or GND	VDD = 20V	1	+25°C	-	0.4	μA
Leakage		VOUT = VDD		2	+125°C	-	12	μΑ
			VDD = 18V	3	-55°C	-	0.4	μΑ
	<u> </u>	Į	<u> </u>					<u> </u>

NOTES: 1. All voltages referenced to device GND, 100% testing being implemented.

3. For accuracy, voltage is measured differentially to VDD. Limit is 0.050V max.

2. Go/No Go test with limits applied to inputs.

At Distance 1/16 \pm 1/32 Inch (1.59mm \pm 0.79mm) from case for

10s Maximum

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

				GROUP A		LIMITS	
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL	VDD = 5V, VIN = VDD or GND	9	+25°C	-	700	ns
Parallel In to Parallel Out	TPLH	(Notes 1, 2)	10, 11	+125°C, -55°C	-	945	ns
Propagation Delay	TPLZ	VDD = 5V, VIN = VDD or GND	9	+25°C	-	400	ns
3 State TPHZ AE to Out 'A'		(Notes 2, 3)	10, 11	+125°C, -55°C	-	540	ns
Propagation Delay	TPZL	,	9	+25°C	-	400	ns
3-State AE to Out 'A'	TPZH		10, 11	+125°C, -55°C	-	540	ns
Transition Time	TTHL	VDD = 5V, VIN = VDD or GND	9	+25°C	-	200	ns
	TTLH	(Notes 1, 2)	10, 11	+125°C, -55°C	-	270	ns
Maximum Clock Input	FCL	VDD = 5V, VIN = VDD or GND	9	+25°C	2	-	MHz
Frequency		(Note 2)	10, 11	+125°C, -55°C	1.48	-	MHz

NOTES:

- 1. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
- 2. -55°C and +125°C limits guaranteed, 100% testing being implemented.
- 3. CL = 50pF, RL = 1K, Input TR, TF < 20ns.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIN	MITS	
PARAMETER	SYMBOL CONDITIONS		NOTES	TEMPERATURE	MIN	MIN MAX	
Supply Current	IDD	VDD = 5V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	5	μΑ
				+125°C	-	150	μΑ
		VDD = 10V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	300	μΑ
		VDD = 15V, VIN = VDD or GND	1, 2	-55°C, +25°C	-	10	μΑ
				+125°C	-	600	μΑ
Output Voltage	VOL	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOL	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	-	50	mV
Output Voltage	VOH	VDD = 5V, No Load	1, 2	+25°C, +125°C, -55°C	4.95	-	V
Output Voltage	VOH	VDD = 10V, No Load	1, 2	+25°C, +125°C, -55°C	9.95	-	V
Output Current (Sink)	IOL5	VDD = 5V, VOUT = 0.4V	1, 2	+125°C	0.36	-	mA
				-55°C	0.64	-	mA
Output Current (Sink)	IOL10	VDD = 10V, VOUT = 0.5V	1, 2	+125°C	0.9	-	mA
				-55°C	1.6	-	mA
Output Current (Sink)	IOL15	VDD = 15V, VOUT = 1.5V	1, 2	+125°C	2.4	-	mA
				-55°C	4.2	-	mA
Output Current (Source)	IOH5A	VDD = 5V, VOUT = 4.6V	1, 2	+125°C	-	-0.36	mA
				-55°C	-	-0.64	mA
Output Current (Source)	IOH5B	VDD = 5V, VOUT = 2.5V	1, 2	+125°C	-	-1.15	mA
				-55°C	-	-2.0	mA
Output Current (Source)	IOH10	VDD = 10V, VOUT = 9.5V	1, 2	+125°C	-	-0.9	mA
				-55°C	-	-1.6	mA

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

					LIN	IITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN MAX		UNITS	
Output Current (Source)	IOH15	VDD =15V, VOUT = 13.5V	1, 2	+125°C	-	-2.4	mA	
				-55°C	-	-4.2	mA	
Input Voltage Low	VIL	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	-	3	V	
Input Voltage High	VIH	VDD = 10V, VOH > 9V, VOL < 1V	1, 2	+25°C, +125°C, -55°C	+7	-	V	
Propagation Delay	TPHL	VDD = 10V	1, 2, 3	+25°C	-	240	ns	
Parallel In to Parallel Out	TPLH	VDD = 15V	1, 2, 3	+25°C	-	170	ns	
Propagation Delay	TPHL	VDD = 5V	1, 2, 3	+25°C	700	-	ns	
Serial to Parallel Out	TPLH	VDD = 10V	1, 2, 3	+25°C	-	240	ns	
		VDD = 15V	1, 2, 3	+25°C	-	170	ns	
Propagation Delay 3-State	TPLZ	VDD = 10V	1, 2, 3, 4	+25°C	-	160	ns	
AE to Out 'A'	TPHZ	VDD = 15V	1, 2, 3, 4	+25°C	-	120	ns	
Propagation Delay 3-State	TPZL	VDD = 10V	1, 2, 3, 4	+25°C	-	160	ns	
AE to Out 'A'	TPZH	VDD = 15V	1, 2, 3, 4	+25°C	-	120	ns	
Transition Time	TTLH	VDD = 10V	1, 2, 3	+25°C	-	100	ns	
	TTHL	VDD = 15V	1, 2, 3	+25°C	-	80	ns	
Maximum Clock Input	FCL	VDD = 10V	1, 2, 3	+25°C	5	-	MHz	
Frequency		VDD = 15V	1, 2, 3	+25°C	7	-	MHz	
Minimum Data Setup	TS	VDD = 5V	1, 2, 3	+25°C	-	160	ns	
Time Serial Data to Clock		VDD = 10V	1, 2, 3	+25°C	-	60	ns	
Conar Bata to Glook		VDD = 15V	1, 2, 3	+25°C	-	40	ns	
Minimum Data Setup	TS	VDD = 5V	1, 2, 3	+25°C	-	50	ns	
Time Parallel Data to Clock		VDD = 10V	1, 2, 3	+25°C	-	30	ns	
Clock		VDD = 15V	1, 2, 3	+25°C	-	20	ns	
Minimum Clock Pulse	TW	VDD = 5V	1, 2, 3	+25°C	-	250	ns	
Width		VDD = 10V	1, 2, 3	+25°C	-	100	ns	
		VDD = 15V	1, 2, 3	+25°C	-	70	ns	
Maximum Clock Rise and	TRCL	VDD = 5V	1, 2, 3	+25°C	-	15	μs	
Fall Time (Note 5)	TFCL	VDD = 10V	1, 2, 3	+25°C	-	15	μs	
		VDD = 15V	1, 2, 3	+25°C	-	15	μs	
Minimum High Level	TW	VDD = 5V	1, 2, 3	+25°C	-	350	ns	
Pulse Width AE, P/S, A/S		VDD = 10V	1, 2, 3	+25°C	-	140	ns	
		VDD = 15V	1, 2, 3	+25°C	-	80	ns	
Input Capacitance	CIN	Any Input	1, 2	+25°C	-	7.5	pF	

NOTES:

- 1. All voltages referenced to device GND.
- 2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.
- 3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
- 4. CL = 50pF, RL = 1K, Input TR, TF < 20ns.
- 5. If more than one unit is cascaded, tRCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

						LIMITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VDD or GND	1, 4	+25°C	-	25	μΑ
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10μA	1, 4	+25°C	-2.8	-0.2	V
N Threshold Voltage Delta	ΔVTN	VDD = 10V, ISS = -10μA	1, 4	+25°C	-	±1	V
P Threshold Voltage	VTP	VSS = 0V, IDD = 10μA	1, 4	+25°C	0.2	2.8	V
P Threshold Voltage Delta	ΔVTP	VSS = 0V, IDD = 10μA	1, 4	+25°C	-	±1	V
Functional	F	VDD = 18V, VIN = VDD or GND VDD = 3V, VIN = VDD or GND	1	+25°C	VOH > VDD/2	VOL < VDD/2	V
Propagation Delay Time	TPHL TPLH	VDD = 5V	1, 2, 3, 4	+25°C	-	1.35 x +25°C Limit	ns

 All voltages referenced to device GND.
 CL = 50pF, RL = 200K, Input TR, TF < 20ns.
 Read and Record NOTES: 1. All voltages referenced to device GND.

TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25°C

PARAMETER	SYMBOL	DELTA LIMIT
Supply Current - MSI-2	IDD	± 1.0μA
Output Current (Sink)	IOL5	± 20% x Pre-Test Reading
Output Current (Source)	IOH5A	± 20% x Pre-Test Reading

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUP		MIL-STD-883 METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (P	re Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test	1 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
Interim Test 2	2 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	1)	100% 5004	1, 7, 9, Deltas	
Interim Test 3	3 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A
PDA (Note	1)	100% 5004	1, 7, 9, Deltas	
Final Test		100% 5004	2, 3, 8A, 8B, 10, 11	
Group A		Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample 5005	1, 7, 9	
Group D		Sample 5005	1, 2, 3, 8A, 8B, 9	Subgroups 1, 2, 3

NOTE: 1.5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.

TABLE 7. TOTAL DOSE IRRADIATION

	MIL-STD-883	TE	ST	READ AND	RECORD
CONFORMANCE GROUPS	METHOD	PRE-IRRAD	POST-IRRAD	PRE-IRRAD	POST-IRRAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4


TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS

					OSCILI	_ATOR
FUNCTION	OPEN	GROUND	VDD	9V \pm -0.5V	50kHz	25kHz
Static Burn-In 1 Note 1	1 - 8	12, 15 - 23	9 - 11, 13, 14, 24			
Static Burn-In 2 Note 1	1 - 8	12	9 - 11, 13 - 24			
Dynamic Burn-In Note 1	-	1 - 8, 11 - 14	9, 24	16 - 23	15	10
Irradiation Note 2	1 - 8	12	9 - 11, 13 - 24			

NOTE:

- 1. Each pin except VDD and GND will have a series resistor of 10K $\pm\,5\%,$ VDD = 18V $\pm\,0.5V$
- 2. Each pin except VDD and GND will have a series resistor of 47K \pm 5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, VDD = $10V \pm 0.5V$


Logic Diagram



FLIP-FLOP TRUTH TABLE

	OUTPUT		
CLM	CLS	D	Q
	_	0	0
	_	0	0
		0	Invalid Condition
		X	0
		1	1
		1	1
		1	Invalid Condition

1 = High Level 0 = Low Level X = Don't Care



Typical Performance Characteristics




FIGURE 4. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 6. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 8. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE




FIGURE 5. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 7. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 9. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF CLOCK FREQUENCY

Typical Performance Characteristics (Continued)





FIGURE 10. TYPICAL PROPAGATION DELAY TIME AS A FUNC-TION OF LOAD CAPACITANCE [A(B) PARALLEL DATA INPUT TO B(A) PARALLEL DATA OUTPUT, SYNCHRONOUS OR ASYNCHRONOUS])

CD4034BMS



TORE IT. REGISTER STAGE LOGIC DIAGRAM (1 OF 8 STAGE

TRUTH TABLE REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" ENABLE	P/S	A/B	A/S	OPERATION*
0	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch, Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output

^{*}Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent DS transfer into Flip Flops.

1 = High Level 0 = Low Level X = Don't Care

Applications VDD VDD ΑE SERIAL A PARALLEL A PARALLEL SI SI DATA DATA VDD ◀ A/B VDD A/B CD4034 CD4034 A/S A/S **B PARALLEL B PARALLEL** CL CL DATA DATA SERIAL DATA SERIAL DATA P/S > A/S > CL> FIGURE 12. 16-BIT PARALLEL IN/PARALLEL OUT, PARALLEL IN/SERIAL OUT, SERIAL IN/PARALLEL OUT SERIAL IN/SERIAL OUT REGISTER "A" ENABLE > ΑE ΑE A PARALLEL A PARALLEL SERIAL > SI SI DATA DATA A/B A/B CD4034 CD4034 A/S A/S **B PARALLEL B PARALLEL** CL DATA DATA P/S P/S SERIAL SERIAL DATA DATA A/B: FIGURE 13. 16-BIT SERIAL IN/GATED PARALLEL OUT REGISTER **BUS LINES DOUBLE - BUS SYSTEM** (SINGLE) (ENABLE INPUTS ON BOTH SIDES) P/S P/S ΑE CD4034 2 2 2 X(1) X(2) W REG 3 RÈĠ 3 REG TO 2ND MEMORY 4 UNIT BUS В CD4034 CD4034 SYSTEM 6 A/B A/S CL SI A/B A/S CL SI A/B A/S CL A/B A/S CL SI A/B A/S CL SI ΑE **Z REG** Y REG **PERIPHERAL** ARITHMETIC UNIT UNIT В R CD4034 CD4034 THE "A" ENABLE (AE) AND A/B SIGNALS CONTROL ALL COMBINATIONS OF TRANSFER BETWEEN THE REGISTERS AND BUS SYSTEMS FIGURE 14. SINGLE AND DOUBLE-BUS SYSTEMS

Applications (Continued) SHIFT LEFT OUTPUT "A" ENABLE **→** ĀΕ SHIFT LEFT/ ► P/S SHIFT RIGHT "A" PARALLEL DATA "A" PARALLEL DATA SHIFT RIGHT OUTPUT SHIFT RIGHT ΑE AE 1 INPUT SI REG. 2 CD4034 P/S P/S REG. 1 CLOCK CD4034 A/S A/S CL CL A/B 1 A/B 1 SHIFT LEFT INPUT* **PARALLEL ENTRY** → A/S → CL **→** AE AE 1 ← A PARALLEL DATA → 8 AE 1 ← – A PARALLEL DATA → 8 SI SI P/S P/S REG. 3 REG. 4 CD4034 CD4034 A/S A/S VDD $VD\overline{D}$ CL CL B PARALLEL DATA → 8 B PARALLEL DATA → 8 A/B 1

FIGURE 15. SHIFT RIGHT/SHIFT LEFT WITH PARALLEL INPUTS

A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2.

Other logic schemes may be used in place of registers 3 and 4 for parallel loading.

When parallel inputs are not used Reg. 3 and 4 and associated logic are not required.

* Shift left input must be disabled during parallel entry.

ΑE

SI

A/B

A/S

CL

P/S


SAMPLE/HOLD >


SERIAL DATA >

VDD

CLOCK >

A/S >





"A" PARALLEL DATA


"B" PARALLEL DATA

CD4034

FIGURE 16. N-STAGE SHIFT REGISTER WITH FIXED SERIAL OUTPUT LINE

FIGURE 17. SAMPLE AND HOLD REGISTER - SERIAL/PARAL-LEL IN - PARALLEL OUT

Chip Dimensions and Pad Layout



Dimension in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

METALLIZATION: Thickness: 11kÅ – 14kÅ, AL.

PASSIVATION: 10.4kÅ - 15.6kÅ, Silane

BOND PADS: 0.004 inches X 0.004 inches MIN **DIE THICKNESS:** 0.0198 inches - 0.0218 inches

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000

FAX: (321) 724-7000 FAX: (321) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.