The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

### SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, <mark>SN74LS125A</mark>, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

- Quad Bus Buffers
- 3-State Outputs
- Separate Control for Each Channel

#### description

These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors. When disabled, both output transistors are turned off, presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver. The '125 and 'LS125A devices' outputs are disabled when G is high. The '126 and 'LS126A devices' outputs are disabled when G is low.


SN54125, SN54126, SN54LS125A, SN54LS126A...J OR W PACKAGE SN74125, SN74126...N PACKAGE SN74LS125A, SN74LS126A...D, N, OR NS PACKAGE

(TOP VIEW)

1G, 1G\* 1 14 V<sub>CC</sub>
1A 2 13 4G, 4G\*
1Y 3 12 4A
2G, 2G\* 4 11 4Y
2A 5 10 3G, 3G\*
2Y 6 9 3A
GND 7 8 3Y

\*G on '125 and 'LS125A devices; G on 126 and 'LS126A devices

## SN54LS125A, SN54LS126A . . . FK PACKAGE (TOP VIEW)



\*G on '125 and 'LS125A devices; G on 126 and 'LS126A devices NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.


SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### **ORDERING INFORMATION**

TA	PAC	(AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LS125AN	SN74LS125AN
	FDIF - N	Tube	SN74LS126AN	SN74LS126AN
		Tube	SN74LS125AD	LS125A
0°C to 70°C	SOIC - D	Tape and reel	SN74LS125ADR	L3125A
	3010 - D	Tube	SN74LS126AD	LS126A
		Tape and reel	SN74LS126ADR	L5120A
	SOP - NS	Tape and reel	SN74LS125ANSR	74LS125A
	30F - N3	Tape and reel	SN74LS126ANSR	74LS126A
	CDIP – J	Tube	SN54LS125AJ	SN54LS125AJ
-55°C to 125°C	CDIF = 3	Tube	SNJ54LS125AJ	SNJ54LS125AJ
	CFP – W	Tube	SNJ54LS125AW	SNJ54LS125AW
	LCCC – FK	Tube	SNJ54LS125AFK	SNJ54LS125AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


## logic diagram (each gate)






SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### schematics (each gate)





# absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup> ('125 and '126)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	5.5 V
Package thermal impedance, θ <sub>JA</sub> (see Note 2):N package	80°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package termal impedance is calculated in accordance with JESD 51-7.



SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### schematics (each gate)



#### **'LS126A CIRCUITS VCC** 8 kΩ≶ 18 kΩ≶ 12 kΩ ≥ 18 $k\Omega$ $6 \text{ k}\Omega$ 4 kΩ: $50 \Omega$ **INPUT G OUTPUT** 20 k $\Omega$ **750** Ω § ∮1.5 kΩ 5 k $\Omega$ **GND** Ш **INPUT A**

Resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)† ('LS125A and 'LS126A)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	7 V
Package thermal impedance, θ <sub>JA</sub> (see Note 2):D package	86°C/W
N package	80°C/W
NS package	76°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. The package termal impedance is calculated in accordance with JESD 51-7.



## SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### recommended operating conditions

			SN54125 SN54126		9	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			-2			-5.2	mA
loL	Low-level output current			16			16	mA
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	nst .		SN54125 SN54126		9	UNIT		
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	$V_{CC} = MIN,$	I <sub>I</sub> = -12 mA				-1.5			-1.5	V
Vou	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	$I_{OH} = -2 \text{ mA}$	2.4	3.3					٧
VOH	V <sub>IL</sub> = 0.8 V		$I_{OH} = -5.2 \text{ mA}$				2.4	3.1		V
Voi	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,			0.4			0.4	٧
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA					0.4			0.4	V
	V <sub>CC</sub> = MAX	V <sub>IH</sub> = 2 V,	$V_0 = 2.4 \text{ V}$			40			40	μΑ
loz	V <sub>IL</sub> = 0.8 V		$V_{O} = 0.4 \text{ V}$			-40			-40	μΑ
lį	$V_{CC} = MAX$ ,	V <sub>I</sub> = 6.5 V				1			1	mA
lіН	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V				40			40	μΑ
I <sub>IL</sub>	$V_{CC} = MAX$ ,	V <sub>I</sub> = 0.4 V				-1.6			-1.6	mA
l <sub>OS</sub> §	V <sub>CC</sub> = MAX			-30		<del>-</del> 70	-28		-70	mA
loo	V <sub>CC</sub> = MAX		'125		32	54		32	54	mA
Icc	(see Note 3)		'126		36	62		36	62	IIIA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Data inputs = 0 V; output control = 4.5 V for '125 and 0 V for '126.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	TEST CON	IDITIONS	_	N54125 N74125		S S	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> PLH	$R_L = 400 \Omega$ ,	C <sub>L</sub> = 50 pF		8	13		8	13	ns
<sup>t</sup> PHL	11[ = 400 az,	OL = 30 pi		12	18		12	18	113
<sup>t</sup> PZH	$R_1 = 400 \Omega$	C <sub>I</sub> = 50 pF		11	17		11	18	ns
<sup>t</sup> PZL	11[ = 400 52,	о[ – 50 рі		16	25		16	25	113
<sup>t</sup> PHZ	$R_1 = 400 \Omega$	C <sub>L</sub> = 5 pF		5	8		10	16	ns
t <sub>PLZ</sub>	11[ = 700 52,	OL = 5 μι		7	12		12	18	115



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### recommended operating conditions

			54LS129 54LS12		SN SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
loL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	vst		54LS125  54LS126			74LS125		UNIT
				MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
Vou	V <sub>CC</sub> = MIN,	$V_{IL} = 0.7 V$ ,	$I_{OH} = -1 \text{ mA}$	2.4						٧
VOH	V <sub>IH</sub> = 2 V	V <sub>IL</sub> = 0.8 V	$I_{OH} = -2.6 \text{ mA}$				2.4			V
		$V_{IL} = 0.7 V$ ,	I <sub>OL</sub> = 12 mA		0.25	0.4				
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V	$V_{IL} = 0.8 V$ ,	I <sub>OL</sub> = 12 mA					0.25	0.4	V
	· in - = ·	$V_{IL} = 0.8 V$ ,	I <sub>OL</sub> = 24 mA					0.35	0.5	
		V <sub>II</sub> = 0.7 V	V <sub>O</sub> = 2.4 V			20				
	V <sub>CC</sub> = MAX,	V L = 0.7 V	$V_{O} = 0.4 \text{ V}$			-20				
loz	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V	V <sub>O</sub> = 2.4 V						20	μΑ
		V L = 0.6 V	V <sub>O</sub> = 0.4 V						-20	
lį	$V_{CC} = MAX$ ,	V <sub>I</sub> = 7 V				0.1			0.1	mA
lіН	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.7 V				20			20	μΑ
1	$V_{CC} = MAX$ ,	'LS125A-G inpu	ts			-0.2			-0.2	mA
¹ı∟	V <sub>I</sub> = 0.4 V	'LS125A-A input	s; 'LS126A All inputs			-0.4			-0.4	mA
I <sub>OS</sub> §	V <sub>CC</sub> = MAX			-40		-225	-40		-225	mA
laa	V <sub>CC</sub> = MAX	'LS125A		11	20		11	20	mA	
Icc	(see Note 4)		'LS126A		12	22		12	22	IIIA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	TEST CON	NDITIONS		54LS129 74LS129		SN: SN:		UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> PLH	R <sub>L</sub> = 667 Ω,	C <sub>I</sub> = 45 pF		9	15		9	15	ns
<sup>t</sup> PHL	11[ = 007 32,	OL = 40 βl		7	18		8	18	113
<sup>t</sup> PZH	$R_L = 667 \Omega$ ,	C <sub>L</sub> = 45 pF		12	20		16	25	ns
<sup>t</sup> PZL	11[ = 007 52,	OL = 43 βi		15	25		21	35	113
<sup>t</sup> PHZ	$R_L = 667 \Omega$ ,	C <sub>1</sub> = 5 pF			20			25	ns
<sup>t</sup> PLZ	11[ = 507 52,	ο <u>Γ</u> = 3 þi			20			25	113




<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 4: Data inputs = 0 V; output control = 4.5 V for 'LS125A and 0 V for 'LS126A.

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### PARAMETER MEASUREMENT INFORMATION **SERIES 54/74 DEVICES**




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O \approx 50 \Omega$ ;  $t_r$  and  $t_f \leq$  7 ns for Series 54/74 devices and  $t_f$  and  $t_f \le 2.5$  ns for Series 54S/74S devices.
  - F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

#### PARAMETER MEASUREMENT INFORMATION **SERIES 54LS/74LS DEVICES**



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
  - F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O \approx 50 \ \Omega$ ,  $t_r \leq$  1.5 ns,  $t_f \leq$  2.6 ns.
  - G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms







31-May-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/32301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32301B2A	Samples
JM38510/32301BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301BCA	Samples
JM38510/32301BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301BDA	Samples
JM38510/32301SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301SCA	Samples
JM38510/32301SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301SDA	Samples
M38510/32301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32301B2A	Samples
M38510/32301BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301BCA	Samples
M38510/32301BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301BDA	Samples
M38510/32301SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301SCA	Samples
M38510/32301SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32301SDA	Samples
SN54126J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN54LS125AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS125AJ	Samples
SN74125N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74125N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74126N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS125AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125ADBRE4	ACTIVE	SSOP	DB	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS125ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples





www.ti.com

31-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS125ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125ADG4	ACTIVE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS125ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS125A	Samples
SN74LS125AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS125AN	Samples
SN74LS125AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS125ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS125AN	Samples
SN74LS125ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS125A	Samples
SN74LS125ANSRE4	ACTIVE	SO	NS	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS125ANSRG4	ACTIVE	SO	NS	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS126AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS126A	Samples
SN74LS126ADE4	ACTIVE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS126ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS126A	Samples
SN74LS126ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS126A	Samples
SN74LS126ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS126A	Samples
SN74LS126ADRG4	ACTIVE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS126AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN74LS126AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS126AN	Samples



#### PACKAGE OPTION ADDENDUM

31-May-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS126ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS126AN	Samples
SN74LS126ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS126A	Samples
SN74LS126ANSRE4	ACTIVE	SO	NS	14		TBD	Call TI	Call TI	0 to 70		Samples
SN74LS126ANSRG4	ACTIVE	SO	NS	14		TBD	Call TI	Call TI	0 to 70		Samples
SNJ54126J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ54126W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS125AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 125AFK	Samples
SNJ54LS125AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS125AJ	Samples
SNJ54LS125AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS125AW	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### PACKAGE OPTION ADDENDUM

31-May-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54126, SN54LS125A, SN54LS125A-SP, SN74126, SN74LS125A:

Catalog: SN74126, SN74LS125A, SN54LS125A

Military: SN54126, SN54LS125A

Space: SN54LS125A-SP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS125ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LS125ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS125ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS126ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS126ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

7 il differiolo de nomina										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74LS125ADBR	SSOP	DB	14	2000	367.0	367.0	38.0			
SN74LS125ADR	SOIC	D	14	2500	367.0	367.0	38.0			
SN74LS125ANSR	SO	NS	14	2000	367.0	367.0	38.0			
SN74LS126ADR	SOIC	D	14	2500	367.0	367.0	38.0			
SN74LS126ANSR	SO	NS	14	2000	367.0	367.0	38.0			


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications Amplifiers **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com www.ti.com/medical Medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>