

# **Project 1: Cache Simulator**

Cory Brynds

[cory.brynds@ucf.edu](mailto:cory.brynds@ucf.edu)

EEL4768: Computer Architecture  
Section 0002

Due: 2 November 2023  
Submitted: 2 November 2023


## 1.0 Introduction

In this project, an L1 cache was implemented using C++ code that could simulate various cache configurations for size, associativity, write-back policy, and replacement policy given a certain command-line input. Taking an additional trace file path as input, the overall number of memory reads and writes, as well as the miss rate, of a given cache configuration could be tested. In the following section, the effects of altering these cache parameters will be observed, and a conclusion will be drawn from these comparisons on the optimal cache configuration.


## 2.0 Performance Evaluation

### 2.1 Cache Size Comparison


Default cache settings: 4-set associativity, write-back, LRU replacement



## Memory Reads for Different Cache Sizes



## Miss Rates for Different Cache Sizes




As seen in the above charts, when the cache size is increased, there is a direct decrease in the number of memory writes, reads, and the miss rate. This makes intuitive sense, as a larger cache


means blocks will not be replaced as often, reducing the overall number of reads from memory. This trend is the same between the XBENCH and MINIFE test cases; however, a much sharper decline in memory writes is observed in MINIFE.

## 2.2 Write-Back Policy Comparison


Default cache settings: 4-set associativity, LRU replacement




## Memory Writes for Different Cache Sizes (MINIFE)




## Memory Reads for Different Cache Sizes (XSBENCH)




## Memory Reads for Different Cache Sizes (MINIFE)



## Miss Rates for Different Cache Sizes (XSBENCH)






As seen in the above charts, changing the write-back policy from write-back to write-through has a dramatic effect on the overall number of memory writes; however, it leaves the number of memory reads and miss rate unchanged. This is a result of how each policy operates. On write-through, data is written to memory any time that it is updated, meaning that there will be a larger overall number of memory writes with this policy. On the other hand, write-through only writes the updated data to memory when a block in the cache containing the dirty bit is replaced. As a result, there are much less overall writes to memory. This same behavior is observed in both the XSBENCH and MINIFE test cases, but there is a much steeper change in memory writes observed in XSBENCH than in MINIFE.


## 2.3 Associativity Comparison

Default cache settings: 32KB in size, write-back, LRU replacement

### Memory Writes for Different Associativities (XSBENCH)




### Memory Writes for Different Associativities (MINIFE)







### Memory Reads for Different Associativities (XSBENCH)




### Memory Reads for Different Associativities (MINIFE)



### Miss Rates for Different Associativities (XSBENCH)



### Miss Rates for Different Associativities (MINIFE)




As seen in the charts above, increasing the associativity of a cache will marginally decrease the miss rate and number of memory writes and reads. However, this has diminishing returns after


N=8, and it even begins to increase across some metrics. The only outlier to this trend is the chart for memory writes in XSBENCH, where a steep drop in memory writes is observed as associativity increases. Despite this, between both test cases (XSBENCH and MINIFE), one can conclude that increasing the associativity beyond 8 is not beneficial and may even be counterproductive.

## 2.4 Replacement Policy Comparison


Default cache settings: 32KB in size, write-back




## Memory Write Comparison for LRU vs FIFO (MINIFE)




## Memory Read Comparison for LRU vs FIFO (XSBENCH)




## Memory Read Comparison for LRU vs FIFO (MINIFE)



## Miss Rate Comparison for LRU vs FIFO (XSBENCH)





From the charts above, it can be concluded that the LRU and FIFO replacement policies have very comparable performance metrics. Using LRU leads to slightly fewer memory reads and a slightly lower miss rate than FIFO. It also leads to fewer memory writes than FIFO in the MINIFE test case, and significantly fewer memory writes than FIFO in the XSBENCH test case. Thus, it can be concluded that it is more advantageous to use least-recently used replacement when designing a cache than using first-in, first-out.


### 3.0 Bonus Replacement Policy Implementation

As a bonus section of this project, the following replacement policies were also implemented and tested in C++ code:


- Last-in, first-out (LIFO)
- Most-recently used (MRU)
- Least-frequently used (LFU)

The charts below compare each of the replacement policies using a 32KB cache and write-back policies for associativities ranging from 1 to 64 in powers of 2. For XSBENCH, the chart range from 1 to 16 in powers of 2.


Replacement Policy Memory Write Comparison (XSBENCH)




Replacement Policy Memory Write Comparison (MINIFE)





Replacement Policy Memory Read Comparison (XSBBENCH)



Replacement Policy Memory Read Comparison (MINIFE)







As seen from the charts above, the worst-performing policy across all metrics is most-recently used (MRU). This policy is counterintuitive to the idea of temporal locality, which states that data items accessed recently will be accessed again in the near future. Least-recently used was the best-performing policy, followed closely by first-in, first-out. Last-in, first-out performed

surprisingly well, between FIFO and least-frequently used (LFU). Overall, each policy brings different trade-offs, but LRU is still the best overall option for this cache implementation.

## **4.0 Conclusion**

After comparing performance metrics for cache size, associativity, write-back policy, and replacement policy, with both large and small test cases, some conclusions can be drawn about designing the optimal memory cache. It is beneficial to have a larger cache, use a write-back policy over write-through, select an associativity no greater than 8, and use an LRU replacement policy over FIFO. These conclusions were drawn from solely looking at the miss rate and the number of memory writes and reads, and they do not factor in cost or latency. In reality, having a larger cache would be more expensive and slower, so further testing for these metrics would be necessary to devise the ideal cache scheme.