1

TDT4260 Project report

Christopher Benjamin Westlye, Kaj Palm, Raymond Selvik, and Trond Einar Snekvik

Abstract— TABLE I Delta **Fetch Issued Previous Result** Address Access I. INTRODUCTION 1 2 1000 10 1010 Hit THE performance of a modern day microprocessor is 3 1010 10 1020 Hit much higher than that of typical memory. Much of 4 1020 10 1030 Hit the computational time is thus used to access the memory 5 1030 10 1040 Hit of the RAM and load it into the CPU. This is a growing 1070 6 1050 20 Miss bottleneck in a time where microprocessors are still increasing 7 1060 10 Miss in performance. 1070 10 1080 9 1080 10 1090 Hit Elem manager D1 also to run the prefetcher in a simulator environment with equal hardware specifications for everyone, so that everyone D2 D2 D2 could work with a common interface and the results would be Next Next Next Next Next Score Score Score Scorthe prefetcher fresented in Stratereport is based on pattern recognition implemented as a two dimensional vector structure. D1 II. BACKGROUD The prefetcher is based on the report on itslearning named D2 D2 D2 Managing Shared Resources in Chip Multiprocessor Memory Next Next Next Systems by Magnis Jahre. In bleer to predict Score Score Score Score Score III. RELATED WORK troroeleoeleoeleo D1 IV. PREFETCHER DESCRIPTION D2 D2 D2 D2 The prefetcher is an atternation to improve the Delta-Correlating Prediction Tables (DCPT) approach by Granaes, Next Next Next Jahre and Natvig The original DCPT algorithm is described in the "Background" section. The main weakness of this ap-Score Score Score proach is (arguably) that it only bases the prefetch address on the first similar delta pattern it finds. This makes the prefetcher extremely vulnerable to alternating patterns and irregularities in general. If the access pattern makes a sudden leap in an otherwise regular pattern, not only will the prefetcher miss the A prefetcher reduces this bottleneck by predicting which irregular access, it is guaranteed to miss the next access after instructions are addressed next. Memory fetches are attempted that when the pattern goes back to normal. This example is to be done before the memory is needed by the microprocessor, illustrated in Table I. Access number 6 breaks the pattern, and leading to a decreased time where the processor is stuck in a misses. Because the next fetch is based on access 6's delta, waiting state. If the prefetched memory addresses differ from this also misses. This problem could be solved by a more what was needed, the processor needs to access the memory democratic approach, where the most common "next delta" is

The goal of this project was to make a prefetcher that would increase the performance of a microprocessor. The idea was

has no effect on performance.

anyway. This is the worst case scenario, in which the cache

This democratic approach is what the prefetcher described in this report implements. To achieve this, the structure of the reference table needs a major change. Instead of the linear

used instead of the previous.

array with an offset used in DCPT, this prefetcher utilizes a dynamic 2d array, resembling a sparse matrix. The algorithm is fired every time the program tries to access the cache. The access is logged, and the leap from the previous memory access address (the delta value) is stored in the database. The prefetcher then performs a lookup for the current address, and as the original DCPT, it determines the next delta from the two previous. If an entry is found for this delta combination, a prefetch is issued.

The preferred delta leap on fetch N is determined by delta(N - 1) and delta(N - 2), the length of the two leaps before this one. Delta(N - 2) is put on the Y-axis of the sparse matrix, while delta(N - 1) is mapped along the X-axis. A binary search algorithm searches along the Y-axis (implemented as a C++-std::deqeue) for the delta(N - 2) entry. This entry is implemented as a C++-class containing the delta value and a new std::deque, which contains elements representing all the delta(N-1) entries ever to appear after the given delta(N - 2). The binary search algorithm is then applied to this inner deque, and returns an X-axis element. This element contains the delta(N - 1) value, the proposed next delta and a score for this combination. The "next delta" found in this X-axis element determines the address of the fetch. The score ensures the "democracy" in the process. When a "next delta" is proposed for a delta combination, this proposition gets a start score. The next time the combination appears, the proposed next delta is applied. If the prefetch is a hit, the score increases, if it's a miss, it decreases. When a score gets below a given threshold, the proposition is replaced by the most recent candidate.

To accomodate to an 8kB memory cap, an upper element count threshold is applied. When the count exceeds this limit, the combination with the lowest score is removed from the structure, and replaced by a new element. This only applies if the lowest score is below a given kick threshold. This is to avoid altering a strong set of elements. In addition to the hit/miss scoring, all elements get deducted one point per memory access, meaning that old, unused combinations are more likely to be abandoned than fresh entries.

V. METHODOLOGY

To evaluate the prefetcher we used the given framework which contained a modified version of the M5 open source hardware simulator system. This system uses a selected set of the SPEC CPU2000 bencmarks to evaluate the prefetchers performance. The specific benchmarks which were executed are given in table III in the results section. The benchmarks in this table are selected from both the integer and the floating point components of the CPU2000 benchmark, which generate the data to be compared to a set of reference prefetchers.

In the framework there is also a python script included which decides the arguments and parameters for the simulation. These predefined arguments are given in table II.

The architecture M5 is simulating is loosely based on the Alpha 21264 microprosessor from the DEC Alpha Tsunami system, which is a superscalar out-of-order CPU. The L1 prefetcher is split in a 32kB instruction cache and a 64kB data cache. Each cache block

TABLE II
PYTHON SCRIPT COMMAND LINE OPTIONS

Option	Description
detailed	Detailed timing simulation
caches	Use caches
l2cache	Use level two cache
12size=1MB	Level two cache size
prefetcher=policy=proxy	Use the C-style prefetcher interface
prefetcher=on_access=True	Have the cache notify the prefetcher on all accesses,
	both hits and misses

TABLE III

Test	Speedup	IPC	Accuracy	Coverage	Identified	Issued
ammp	0.999	0.082	0.060	0.000	13765492	32526
applu	1.014	0.523	0.681	0.068	662896	233366
apsi	1.015	1.507	0.628	0.020	60110	3777
art110	0.999	0.122	0.519	0.006	1728334	182419
art470	0.999	0.122	0.519	0.006	1728334	182419
bzip2_graphic	1.055	1.390	0.945	0.320	46207	31750
bzip2_program	1.021	1.515	0.962	0.128	10422	7394
bzip2_source	0.997	1.705	0.964	0.209	10327	7282
galgel	0.998	0.443	0.388	0.008	249284	7166
swim	0.978	0.669	0.309	0.019	2033005	144134
twolf	0.997	0.423	0.632	0.001	1366	862
wupwise	1.059	0.791	0.343	0.187	279083	236426

We also had access to a HPC cluster called "Kongull" on which we could compile the M5 simulator and run the simulations. To increase the efficiency we installed the M5 system on all of our accounts on the cluster and on a personal computer. This enabled us to run several tests concurrently as well as running shorter tests

to enable us to run several simulations concurrently. The personal computer

The framework provided with the assignment was used for simulation. Our code was at first uploaded to the Kongull cluster, but this took a lot of time due to long queue times. The framework was therefore installed on one of our computers, running on Linux CentOS. This worked fine, but most of our other computers couldn't run the simulator because the GCC/G++ versions were too new.

The simulator used was the modified M5 simulator provided with the assignment.

VI. RESULTS

VII. DISCUSSION

As shown in table REF, the prefetcher

VIII. CONCLUSION

APPENDIX A

PROOF OF THE FIRST ZONKLAR EQUATION

Appendix one text goes here.

APPENDIX B

Appendix two text goes here.

REFERENCES

[1] M. Grannaes, M. Jahre and L. Natvig Storage Efficient Hardware Prefetching using Delta-Correlating Prediction Tables, Journal of Instruction-Level Parallelism 13 (2011) 1-16