CS 251: Computer Organization and Design

Charles Shen

Spring 2016, University of Waterloo

Notes written from Safaa Bedawi's lectures.

Contents

| 1 | \mathbf{Per} | formance | 6 |
|---|------------------------|---|----|
| | 1.1 | Defining Performance | 6 |
| | 1.2 | Measuring Performance | 6 |
| | 1.3 | CPU Performance and Its Factors | 7 |
| | 1.4 | Instruction Performance | 7 |
| | 1.5 | The Classic CPU Performance Equation | 7 |
| 2 | Fro | m Zero To One, Abstractions | 7 |
| | 2.1 | The Three -Y's | 7 |
| | 2.2 | Hexadecimal Number System | 8 |
| | 2.3 | Bytes, Nibbles, and All That Jazz | 9 |
| | 2.4 | Logic Gates | 10 |
| | 2.5 | Beneath the Digital Abstraction | 10 |
| | | 2.5.1 Supply Voltage | 11 |
| | | 2.5.2 Logic Levels | 11 |
| | | 2.5.3 Noise Margins | 11 |
| | | 2.5.4 DC Transfer Characteristics | 11 |
| 3 | $\mathbf{C}\mathbf{M}$ | OS Transistors | 11 |
| | 3.1 | Semiconductors | 12 |
| | 3.2 | Diodes | 12 |
| | 3.3 | Capacitors | 13 |
| | 3.4 | nMOS and pMOS Transistors | 13 |
| | 3.5 | Transmission Gates | 14 |
| | 3.6 | Pseudo-nMOS Logic | 15 |
| 4 | Sun | nmary So Far | 15 |
| 5 | Intr | roduction to Combinational Logic Design | 16 |
| 6 | Boo | blean Equations | 18 |
| U | | Terminology | 19 |
| | 6.2 | Sum-of-Products Form | 19 |
| 7 | Boo | olean Algebra | 20 |
| | 7.1 | Axioms | 20 |
| | 7.2 | Theorems of One Variable | 20 |
| | | Theorems of Several Variables | 20 |

| 8 | From Logic to Gates | 21 |
|-----------|---|--|
| 9 | Multilevel Combinational Logic 9.1 Hardware Reduction | 21 21 22 |
| 10 | Combinational Building Blocks 10.1 Multiplexers | 22 22 22 23 23 23 24 |
| 11 | Summary So Far | 24 |
| 12 | Introduction to Sequential Logic Design | 25 |
| 13 | Latches and Flip-Flops 13.1 SR Latch 13.2 D Latch 13.3 D Flip-Flop 13.4 Register 13.4.1 Reading from a Register File 13.4.2 Writing to a Register File | 26 27 28 29 30 30 31 |
| 14 | Finite State Machines 14.1 State Transition Diagram 14.2 State Transition Table 14.3 State Encoding 14.4 FSM Review 14.5 FSM Review 14.6 FSM Review | 31 32 33 33 |
| 15 | Summary So Far | 34 |
| 16 | Multiplication | 35 |
| 17 | Floating Point 17.1 Floating-Point Representation | 36 36 37 38 |

| | 40 |
|---|--|
| Building a Data-path 19.1 R-Format ALU Operations | 40 42 42 43 |
| Creating a Single Data-path | 45 |
| A Full Data-Path | 46 |
| A Simple Implementation Scheme 22.1 The ALU Control | 47 47 47 50 51 |
| An Overview of Pipelining 23.1 Designing Instruction Sets for Pipelining 23.2 Pipeline Hazards 23.2.1 Structural Hazard 23.2.2 Data Hazard 23.2.3 Control Hazard 23.3 Pipeline Overview Summary | 51 52 52 52 52 52 53 54 |
| Pipelined Datapath and Control 24.1 Pipelined Control | 55 55 |
| Data Hazards: Forwarding versus Stalling 25.1 Data Hazards and Stalls | 56 58 |
| Control Hazards 26.1 Assume Branch Not Taken | 59 59 60 61 |
| Exceptions 27.1 How Exceptions Are Handled in the MIPS Architecture 27.2 Exceptions in a Pipelined Implementation | 63 64 65 66 |
| | 19.1 R-Format ALU Operations 19.2 Memory-Reference Operations 19.3 Branch Operations Creating a Single Data-path A Full Data-Path A Simple Implementation Scheme 22.1 The ALU Control 22.2 Designing the Main Control Unit 22.3 Procedure of Executing the Load Instruction 22.4 Why a Single-Cycle Implementation Is Not Used Today An Overview of Pipelining 23.1 Designing Instruction Sets for Pipelining 23.2 Pipeline Hazards 23.2.1 Structural Hazard 23.2.2 Data Hazard 23.2.3 Control Hazard 23.3 Pipeline Overview Summary Pipelined Datapath and Control 24.1 Pipelined Control Data Hazards: Forwarding versus Stalling 25.1 Data Hazards 26.1 Assume Branch Not Taken 26.2 Reducing the Delay of Branches 26.3 Dynamic Branch Prediction Exceptions 27.1 How Exceptions Are Handled in the MIPS Architecture 27.2 Exceptions in a Pipelined Implementation |

| 28 | Introduction to Large and Fast: Exploiting Memory Hierarchy | 68 |
|-----------|--|----------------------------------|
| 29 | Memory Technologies 29.1 SRAM Technology | 69 70 71 71 72 |
| 30 | The Basics of Caches 30.1 Accessing a Cache | 72 73 75 76 |
| 31 | Measuring and Improving Cache Performance 31.1 Reducing Cache Misses by More Flexible Placement of Blocks 31.2 Locating a Block in the Cache 31.3 Choosing Which Block to Replace 31.4 Reducing the Miss Penalty Using Multilevel Caches 31.5 Software Optimization via Blocking | 78 80 81 83 83 84 |
| 32 | Dependable Memory Hierarchy | 84 |
| 33 | Notes and Things to Watch Out For | 85 |
| 34 | To-do | 86 |

1 Performance

1.1 Defining Performance

Performance can be defined in terms of more than just speed. Different performance metrics are required for different scenarios. To an individual, the performance in interest is *response time*—the time between the start and completion of a task—also referred to as *execution time*.

To a data-center manager, the interest is in *throughput* or *bandwidth*—the total amount of work done in a given time.

1.2 Measuring Performance

Time is the measure of computer performance; the computer that performs the same amount of work in the least time is the fastest.

Program execution time is measured in seconds per program, this is usually known as *elapsed time*, wall clock time, or response time.

Computers are often shared, so a processor may work on several programs simultaneously. In which, the system attempts to optimize throughput rather than attempting to minimize the elapsed time for a program.

The *CPU execution time*, also knowns as *CPU time*, makes the distinction between the elapsed time and the actual time the CPU spends computing for a specific task.

Further distinction can be made, user CPU time, the CPU time spent in the program, and system CPU time, the CPU time spent in the operating system performing tasks on behalf of the program.

Another measure of performance is using a measure that relates to how fast the hardware can perform basic functions.

Almost all computers are constructed using a clock that determines when events take place in the hardware. These discrete time intervals are called *clock cycles* (or ticks, clock ticks, clock periods, clocks, cycles).

The length of a clock period can be either the time for a complete clock cycle (e.g. 250 picoseconds, or 250 ps) or the clock rate (e.g. 4 gigahertz, or 4GHz), which is the inverse of the clock period.

$$1ps = 1 \times 10^{-12} = \frac{1}{1,000,000,000,000}$$

1.3 CPU Performance and Its Factors

$$\begin{array}{ll} \text{CPU execution time} \\ \text{for a program} \end{array} = \frac{\text{CPU clock cycles}}{\text{for a program}} \times \text{Clock cycle time} \\ = \frac{\text{CPU clock cycles for a program}}{\text{Clock rate}}$$

1.4 Instruction Performance

$$\text{CPU clock cycles} = \frac{\text{Instructions for}}{\text{a program}} \times \frac{\text{Average clock cycles}}{\text{per instruction}}$$

Clock cycles per instruction, which is the average number of clock cycles each instruction takes to execute, is often abbreviated as CPI.

CPI is an average of all the instructions executed in the program because different instructions may take different amounts of time depending on what they do.

1.5 The Classic CPU Performance Equation

CPU time = Instruction count \times CPI \times Clock cycles time

Note that CPU varies by *instruction mix*, which is a measure of the dynamic frequency of instructions across one or many programs.

2 From Zero To One, Abstractions

2.1 The Three -Y's

Hierarchy involves dividing a system into modules, then further subdividing each of these modules until the pieces are easy to understand

Modularity states that the modules have well-defined functions and interfaces, so that they connect together easily without unanticipated side effects

Regularity seeks uniformity among the modules. Common modules are reused many times, reducing the number of distinct modules that must be designed




Figure 1: Levels of abstraction for electronic computing system

2.2 Hexadecimal Number System

| Hexadecimal Digit | Decimal Digit | Binary Equivalent |
|-------------------|---------------|-------------------|
| 0 | 0 | 0000 |
| 1 | 1 | 0001 |
| 2 | 2 | 0010 |
| 3 | 3 | 0011 |
| 4 | 4 | 0100 |
| 5 | 5 | 0101 |
| 6 | 6 | 0110 |
| 7 | 7 | 0111 |
| 8 | 8 | 1000 |
| 9 | 9 | 1001 |
| A | 10 | 1010 |
| В | 11 | 1011 |
| С | 12 | 1100 |
| D | 13 | 1101 |
| Е | 14 | 1110 |
| F | 15 | 1111 |

2.3 Bytes, Nibbles, and All That Jazz

A group of eight bits is called a *byte*. Represents $256 = 2^8$ possibilities.

A group of four bits is called a *nibble*. Represents $16 = 2^4$ possibilities.

A microprocessor is a processor built on a single chip.

Microprocessors handle data in chunks called words. The size of a word depends on the architecture of the microprocessor.


Within a group of bits, the bit in the 1's column is called the least significant bit (lsb), and the bit at the other end is called the most significant bit (msb). Within a word, the bytes are identified as least significant byte (LSB) through most significant byte (MSB).

When adding operands with different signs, overflow cannot occur because the sum must be no larger than one of the operands.


2.4 Logic Gates

A circuit element that performs a basic logic function

Single Input



Double Output



2.5 Beneath the Digital Abstraction

A digital system uses discrete-valued variables.

Variables are represented by continuous physical quantities such as the voltage on a wire, the position of a gear, or the level of fluid in a cylinder.

Example 2.1. Consider representing a binary signal A with a voltage on a wire.

Let 0 volts (V) indicate A = 0 and 5V indicate A = 1.

Any real system must tolerate some noise, so 4.97V probably ought to be interpreted as A=1 as well.

But what about 4.3V? Or 2.8V? Or 2.5000000V?

2.5.1 Supply Voltage

Suppose the lowest voltage in the system is 0V, also called ground or GND The highest voltage in the system comes from the power supply and is usually called V_{DD}

2.5.2 Logic Levels

Mapping of a continuous variable onto a discrete binary variable is done by defining logic levels. First gate is called the driver and the second gate is called the receiver. Output of the driver is connected to the input of the receiver. The driver produces a LOW (0) output in the range of 0 to V_{OL} or a HIGH (1) output in the range of V_{OH} to V_{DD}

2.5.3 Noise Margins

If the output of the driver is to be correctly interpreted at the input of the receiver, we must choose $V_{OL} < V_{IL}$ and $V_{OH} > V_{IH}$

Even if the output of the driver is contaminated by some noise, the input of the receiver will still detect the correct logic level. Noise margin is the amount of noise that could be added to a worst-case output such that the signal can still be interpreted as a valid input

2.5.4 DC Transfer Characteristics

The DC transfer characteristics of a gate describe the output voltage as a function of the input voltage when the input is changed slowly enough that the output can keep up.

Called transfer characteristics because they describe the relationship between input and output voltages.

3 CMOS Transistors

Transistors are electrically controlled switches that turn ON or OFF when a voltage or current is applied to a control terminal.

Two main types of transistors are bipolar transistors and metal-oxide-semiconductor field effect transistors (MOSFETs or MOS transistors).

Note: power flows from drain to source.

3.1 Semiconductors

MOS transistors are built from silicon.

Silicon has four electrons in its valence shell and forms bonds with four adjacent atoms, resulting in a crystalline lattice.

By itself, silicon is a poor conductor due to all the electrons are tied up in covalent bonds.

Becomes a better conductor when small amounts of impurities, called dopant atoms, are added.

The conductivity of silicon changes over many orders and of magnitude depending on the concentration of dopants, silicon is called a semiconductor.

Add Arsenic

If arsenic (As), a group V dopant, is added, the dopant atoms have an extra electron that is not involved in the bonds.

Electron can easily move about the lattice, leaving an ionized dopant atom (As+) behind.

Electron carries a negative charge, so arsenic is an n-type dopant.

Add Boron

If boron (B), a group III dopant, is added, the dopant atoms are missing an electron.

The missing electron is called a hole.

An electron from a neighboring silicon atom may move over to fill the missing bond, forming an ionized dopant atom (B-) and leaving a hole at the neighboring silicon atom.

The hole can migrate around the lattice.

Hole is a lack of negative charge, so it acts like a positively charged particle. So boron is a p-type dopant.

3.2 Diodes

Junction between p-type and n-type silicon is called a diode. The p-type region is called the anode and the n-type region is called the cathode.

When the voltage on the anode rises above the voltage on the cathode, the diode is forward biased, and current flows through the diode from the anode to the cathode.

When the anode voltage is lower than the voltage on the

le. Figure 1.27 The p-n junction diode structure and symbol

p-type i n-type

+>+

cathode

anode

When the anode voltage is lower than the voltage on the cathode, the diode is reverse biased, and no current flows.

The diode symbol intuitively shows that current only flows in one direction.

3.3 Capacitors

A capacitor consists of two conductors separated by an insulator.

When a voltage V is applied to one of the conductors, the conductor accumulates electric *charge* Q and the other conductor accumulates the opposite charge -Q.

The capacitance C of the capacitor is the ratio of charge to voltage: $C = \frac{Q}{V}$. The capacitance is proportional to the size of the conductors and inversely proportional the distance between them.

Capacitance is important because charing or discharging a conductor takes time and energy. More capacitance means that a circuit will be slower and require more energy to operate.

3.4 nMOS and pMOS Transistors




Figure 1.29 nMOS and pMOS transistors

A MOSFET is a sandwich of several layers of conducting and insulating materials.

There are two flavors of MOSFETs: nMOS and pMOS.

The n-type transistors, called nMOS, have regions of n-type dopants adjacent tot he gate called the *source* and the *drain* and are built on a p-type semiconductor substrate.

The pMOS transistors are just the opposite, consisting of p-type source and

drain regions in an n-type substrate.


A MOSFET behaves as a voltage-controlled switch in which the gate voltage creates an electric field that turns ON or OFF a connection between the source and drain.

nMOS transistors pass 0's well but passes 1's poorly. Similarly, pMOS transistors pass 1's well but 0's poorly.

nMOS transistors need a p-type substrate, and pMOS transistors need an n-type substrate. To build both flavors of transistors on the same chip, manufacturing processes typically start with a p-type wafer, then implant n-type region called wells where the pMOS transistors should go. These processes that provide both flavors of transistors are called Complementary MOS or CMOS.

CMOS processes are used to build the vast majority of all transistors fabricated today.

CMOS processes provide two types of electrically controlled switches. nMOS transistors are OFF when the gate is 0 and ON when the gate is 1. pMOS transistors are just the opposite: ON when the gate is 0 and OFF when the gate is 1.



3.5 Transmission Gates

At times, designers find it convenient to use an ideal switch that can pass both 0 and 1 well.


nMOS transistors are good at passing 0 and pMOS transistors are good at passing 1, so the parallel combination of the two passes both values well.

Image to the right shows such a circuit, called $transmission\ gate$ or $pass\ gate.$

The two sides of the switch are called A and B because a switch is bidirectional and has no preferred input or output side. The control signals are called *enables*, EN and \overline{EN} .

When EN = 0 and $\overline{EN} = 1$, both transistors are OFF. Hence, the transmission gate is OFF or disabled, so A and B are not connected.

When EN = 1 and $\overline{EN} = 0$, the transmission is ON or enabled, and any logic value can flow between A and B.



3.6 Pseudo-nMOS Logic

An N-input CMOS NOR gate uses N nMOS transistors in parallel and N pMOS transistors in series. Transistors in series are slower than transistors in parallel, just as resistors in series have more resistance than resistors in parallel.

Moreover, pMOS transistors are slower than nMOS transistors because holes cannot move around the silicon lattice as fast as electrons. Therefore parallel nMOS transistors are fast and the series pMOS transistors are slow, especially when many are in series.

Pseudo-nMOS logic replaces the slow stack of pMOS transistors with a single weak pMOS transistor that is always ON. This pMOS transistors is often called a weak pull-up. The physical dimensions of the pMOS transistor are selected so that the pMOS transistor will pull the output, Y, HIGH weakly—that is, only if none of the nMOS transistors are ON. But if any nMOS transistor is ON, it overpowers the weak pull-up and pulls Y down close enough to GND to produce a logic 0.

The advantage of pseudo-nMOS logic is that it can be used to build fast NOR gates with many inputs.

The disadvantage is that a short circuit exists between V_{DD} and GND when the output is LOW; the weak pMOS and nMOS transistors are both ON. The short circuit draws continuous power, so pseudo-nMOS logic must be used sparingly.

4 Summary So Far

There are 10 kinds of people in this world: those who can count in binary and those who can't.

The real world is analog, though digital designers discipline themselves to use a discrete subset of possible signals. In particular, binary variables have just two states: 0 and 1, also called FALSE and TRUE or LOW and HIGH.

Logic gates compute a binary output from one or more binary inputs. Some of the common logic gates are:

NOT: TRUE when all input is FALSE

AND: TRUE when all input are TRUE

OR: TRUE when any inputs are TRUE

XOR: TRUE when an odd number of inputs are TRUE

Logic gates are commonly built from CMOS transistors, which behave as electrically controlled switches.

nMOS transistors turn ON when the gate is 1.

pMOS transistors turn ON when the gate is 0.

5 Introduction to Combinational Logic Design

In digital electronics, a *circuit* is a network that processes discrete-valued variables.

A circuit can be viewed as a black box, with

- one or more discrete-valued *input terminals*
- one or more discrete-valued *output terminals*
- a functional specification describing the relationship between inputs and outputs
- a *timing specification* describing the delay between inputs changing and output responding

Peering inside the black box, circuits are composed of nodes and elements.

An *element* is itself a circuit with inputs, outputs, and a specification.

A *node* is a wire, whose voltage conveys a discrete-valued variable. Nodes are classified as *input*, *output*, or *internal*.

Input receive values from the external world.

Output deliver values to the external world.

Wires that are not inputs or outputs are called internal nodes.

Digital circuits are classified as *combinational* or *sequential*.

A combinational circuit's outputs depend only on the current values of the inputs; in other words, it combines the current input values to compute the output. For example, a logic gate is a combinational circuit.

A sequential circuit's outputs depend on both current and previous values of the inputs; in other words, it depends on the input sequence.

A combinational circuit is *memoryless*, but a sequential circuit has *memory*.

The functional specification of a combination circuit expresses the output values in terms of the current input values.

The timing specification of a combinational circuit consists of lower and upper bounds on the delay from input to put.

To simply drawings, a single line with a slash through it and a number next to it is often used to indicate a bus, a bundle of of multiple signals.




Figure 2.6 Slash notation for multiple signals

In Figure 2.6(a), it represents a block of combination logic with three inputs and output outputs.

If the number of bits is unimportant or obvious from the context, the slash may be shown without a number.


Figure 2.6(b) indicates two blocks of combinational logic with an arbitrary number of outputs from one block serving as inputs to the second block.

The rules of *combinational composition* tell us how we can build a large combinational circuit from smaller combinational circuit elements.

A circuit is combinational if it consists of interconnected circuit elements such that:

- Every circuit element is itself combinational
- Every node of the circuit is either designated as an input to the circuit or connects to exactly one output terminal of a circuit element
- The circuit contains no cyclic paths: every path through the circuit visits each circuit node at most once

Examples:



- (a) is combinational. It is constructed from two combinational circuit elements (inverters I1 and I2). It has three nodes: n1, n2, and n3. n1 is an input to the circuit and to I1; n2 is an internal node, which is the output of I1 and the input to I2; n3 is the output of the circuit and of I2.
- (b) is *not* combinational, because there is a cyclic path: the output of the XOR feeds back to one of its input. Hence, a cyclic path starting at n4 passes through the XOR to n5, which returns to n4.
- (c) is combinational.
- (d) is not combinational, because node n6 connects to the output terminals of both I3 and I4.
- (e) is combinational, illustrating two combinational circuits connecting to from a larger combinational circuit.
- (f) does not obey the rules of combinational composition because it has a cyclic path through the two elements. Depending on the functions of the elements, it may or may not be a combinational circuit.

The functional specification of a combinational circuit is usually expressed as a truth table or a Boolean equation.

6 Boolean Equations

Boolean equations deal with variables that are either TRUE or FALSE, so they are perfect for describing digital logic.

6.1 Terminology

The *complement* of a variable, A, is its inverse, \overline{A} .

The variables or its complement is called a *literal*. For example, A, \overline{A} , B, and \overline{B} are literals.

A is called the *true form* of the variable and \overline{A} the complementary form; "true form" does not mean that A is TRUE, but merely that A does not have a line over it.

The AND of one or more literals is called a *product* or an *implicant*. \overline{AB} , $A\overline{BC}$, and B are all implicants for a function of three variables. A *minterm* is a product involving all of the inputs to the function. $A\overline{BC}$ is a minterm for a function of the three variables A, B, and C, but \overline{AB} is not, because it does not involve C.

Similarly, the OR of one or more literals is called a *sum*. A *maxterm* is a sum involving all of the inputs to the function. $A + \overline{B} + C$ is a maxterm for a function of the three variables A, B, and C.

6.2 Sum-of-Products Form

A truth table of N inputs contains 2^N rows, one for each possible value of the inputs.

Each row in a truth value is associated with a minterm that is TRUE for that row.

A Boolean equation can be written for any truth table by summing each of the minterms for which the output, Y, is TRUE. This is called the sum-of-products canonical form of a function because it is the sum (OR) of products (ANDs forming minterms).

The sum-of-products form provides a Boolean equation for any truth table with any number of variables. Unfortunately, it does not necessarily generate the simplest equation.

7 Boolean Algebra

7.1 Axioms

| | Axiom | | Dual | Name |
|-----------|---------------------------------|-----|------------------------------|--------------|
| A1 | $B = 0 \text{ if } B \neq 1$ | A1' | $B = 1 \text{ if } B \neq 0$ | Binary field |
| A2 | $\overline{0} = 1$ | A2′ | $\overline{1} = 0$ | NOT |
| A3 | $0 \bullet 0 = 0$ | A3′ | 1 + 1 = 1 | AND/OR |
| A4 | 1 • 1 = 1 | A4′ | 0 + 0 = 0 | AND/OR |
| A5 | $0 \bullet 1 = 1 \bullet 0 = 0$ | A5' | 1 + 0 = 0 + 1 = 1 | AND/OR |

7.2 Theorems of One Variable

| | Theorem | | Dual | Name |
|----|---------------------------|---------------------|------------------------|--------------|
| T1 | $B \bullet 1 = B$ | T1' | B+0=B | Identity |
| T2 | $B \bullet 0 = 0$ | T2' | B+1=1 | Null Element |
| T3 | $B \bullet B = B$ | T3' | B+B=B | Idempotency |
| T4 | | $\bar{\bar{B}} = B$ | | Involution |
| T5 | $B\bullet \overline{B}=0$ | T5' | $B + \overline{B} = 1$ | Complements |

7.3 Theorems of Several Variables

| | Theorem | | Dual | Name |
|-----|---|------|--|------------------------|
| T6 | $B \bullet C = C \bullet B$ | T6' | B + C = C + B | Commutativity |
| T7 | $(B \bullet C) \bullet D = B \bullet (C \bullet D)$ | T7′ | (B+C)+D=B+(C+D) | Associativity |
| Т8 | $(B \bullet C) + (B \bullet D) = B \bullet (C + D)$ | T8' | $(B+C)\bullet(B+D)=B+(C\bullet D)$ | Distributivity |
| Т9 | $B \bullet (B + C) = B$ | T9′ | $B + (B \bullet C) = B$ | Covering |
| T10 | $(B \bullet C) + (B \bullet \overline{C}) = B$ | T10' | $(B+C)\bullet(B+\overline{C})=B$ | Combining |
| T11 | $(B \bullet C) + (\overline{B} \bullet D) + (C \bullet D)$ | T11' | $(B+C) \bullet (\overline{B}+D) \bullet (C+D)$ | Consensus |
| | $= B \bullet C + \overline{B} \bullet D$ | | $= (B + C) \bullet (\overline{B} + D)$ | |
| T12 | $ \overline{B_0 \bullet B_1 \bullet B_2 \dots} = (\overline{B_0} + \overline{B_1} + \overline{B_2} \dots) $ | T12′ | $ \overline{B_0 + B_1 + B_2 \dots} \\ = (\overline{B_0} \bullet \overline{B_1} \bullet \overline{B_2}) $ | De Morgan's Theorem |

8 From Logic to Gates

A *schematic* is a diagram of a digital circuit showing the elements and the wires that connect them together.

Good Style in Circuit Drawing:

- Assume all literals (variables and their negations) are available
- Rectilinear wires, dots when wires split
- Do not draw spaghetti wires for inputs; instead, write each literal as needed

9 Multilevel Combinational Logic

Logic in sum-of-products form is called *two-level logic* because it consists of literals connected to a level of AND gates connected to a level of OR gates. Designers often build circuits with more than two levels of logic gates. These multilevel combinational circuits may use less hardware than their two-level counterparts.

Bubble pushing is especially helpful in analyzing and designing multilevel circuits.

9.1 Hardware Reduction

Some logic functions require an enormous amount of hardware when built using two-level logic. A notable example is the XOR function of multiple variables. A three-input XOR can be built out of a cascade of two-input XORs. Similarly, an eight-input XOR would require 128 eight-input AND gates and one 128-input OR gate for a two level-sum-of-products implementation. A much better option is to use a tree of two-input XOR gates.

"Best" has many meanings: fewest gates, fastest, shortest design time, least cost, least power consumption.

"Best" circuit in one technology is not necessarily the best in another. ANDs and ORs are used often, but in CMOS, NANDs and NORs are more efficient.

9.2 Bubble Pushing

CMOS circuits prefer NANDs and NORs over ANDs and ORs. However, reading the equation by inspection can be difficult.

Bubble pushing is a helpful way to redraw these circuits so that the bubbles cancel out and the function can be more easily determined. Guidelines for bubble pushing:

- Begin at the output of the circuit and work toward the inputs.
- Push any bubbles on the final output back toward the inputs so that you can read an equation in terms of the output.
- Working backward, draw each gate in a form so that bubbles cancel. If the current gate has an input bubble, draw the preceding gate with an output bubble. If the current gate does not have an input bubble, draw the preceding gate without an output bubble.

10 Combinational Building Blocks

Combinational logic is often grouped into larger building blocks to build more complex systems. This is an application of the principle of abstraction, hiding the unnecessary gate-level details to emphasize the function of the building block.

10.1 Multiplexers

Multiplexers, also known as mux, are among the most commonly used combinational circuits. They choose an output from among several possible inputs based on the value of a select signal.

10.1.1 2:1 Multiplexer

Image shows the schematic and truth table for a 2:1 multiplexer with two data inputs, D_0 and D_1 , as select input, S, and one output, Y.

The multiplexer chooses between the two data inputs based on the select: if S = 0, $Y = D_0$, and if S = 1, $Y = D_1$.

S is also called a control signal because it controls what

$$D_0 = 0$$

$$D_1 = 1$$

| S | D_1 | D_0 | Y |
|-------------|-------|-------|--------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 1 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

the multiplexer does.

Multiplexers can be built from tristate buffers.

The tristate enables are arranged such that, at all times, exactly one tristate buffer is active.

When S = 0, tristate T_0 is enabled, allowing D_0 to flow to Y

When S = 1, tristate T_1 is enabled, allowing D_1 to flow to Y.

10.1.2 Wider Multiplexers

A 4:1 multiplexer has four data inputs and one output. Two select signals are needed to choose among the four data inputs. The 4:1 mux can be built using sum-of-products logic, tristates, or multiple 2:1 mux.

The product terms enabling the tristates can be formed using AND gates and inverters. They can also be formed using a decoder.

In general, an N:1 multiplexer needs log_2N select lines.

10.1.3 Multiplexer Logic

Multiplexers can be used as *lookup tables* to perform logic functions.

In general, a 2^N -input multiplexer can be programmed to perform any N-input logic functions by applying 0's and 1's to the appropriate data inputs.


By changing the data inputs, the multiplexer can be reprogrammed to perform a different function.

10.2 Decoder

A decoder has N inputs and 2^N outputs.

It asserts exactly one of its outputs depending on the input combination. The outputs are called *one-hot*, because exactly one is "hot" (HIGH) at a given time.

Example of 2:4 decoder and its implementation:



10.2.1 Decoder Logic

Decoders can be combined with OR gates to build logic functions.

When using decoders to build logic, it is easiest to express functions as a truth table or in canonical sum-of-products form. A N-input function with M 1's in the truth table can be built with an $N:2^N$ decoder and an M-input or gate attached to all of the minterms containing 1's in the truth table.

11 Summary So Far

A digital circuit is a module with discrete-valued inputs and outputs and a specification describing the function and timing of the module.

The function of a combinational circuit can be given by a truth table or a Boolean equation. The Boolean equation for any truth table can be obtained systematically using sum-of-products or product-of-sums form.

In sum-of-products form, the function is written as the sum (OR) of one or more implicants. Implicants are the product (AND) of literals. Literals are the true or complementary forms of the input variables.

Boolean equation can be simplified using the rules of Boolean algebra. In

particular, they can be simplified into minimal sum-of-products form by combining implicants that differ only in the true and complementary forms of one of the literals: $PA + P\overline{A} = P$.

Logic gates are connected to create combinational circuits that perform the desired function.

Any functions in sum-of-products form can be built using two-level logic with the literals as inputs: NOT gates form the complementary literals, AND gates form the products, and OR gates form the sum.

CMOS circuits favor NAND and NOR gates because these gates can be built directly from CMOS transistors without requiring extra NOT gates.

When using NAND and NOR gates, bubble pushing is helpful to keep track of the inversions.

Logic gates are combined to produce larger circuits such as multiplexers, decoders, and priority circuits.

A multiplexer chooses one of the data inputs based on the select input.

A decoder sets one of the outputs HIGH according to the input.

A priority circuit produces an output indicating the highest priority input.

The timing specification of a combinational circuit consists of the propagation and contamination delays through the circuit.

These indicate the longest and shortest times between an input change and the consequent output change.

Calculating the propagation delay of a circuit involves identifying the critical path through the circuit, then adding up the propagation delays of each element along that path.

12 Introduction to Sequential Logic Design

The output of sequential logic depend on both current and prior input values. Hence, sequential logic has memory. Sequential logic might explicitly remember certain previous inputs, or it might distill the prior inputs into a smaller amount of information called the *state* of the system.

The state of a digital sequential circuit is a set of bits called *state variables* that contain all the information about the past necessary to explain the future behavior of the circuit.

13 Latches and Flip-Flops

The fundamental building block of memory is a *bistable* element, an element with two stable states.

An element with N stable states conveys $\log_2 N$ bits of information, so a bistable element stores one bit.

The state of the cross-coupled inverters is contained in one binary state variable, Q. The value of Q tells us everything about the past that is necessary to explain the future behavior of the circuit.

Specifically, if Q = 0, it will remain 0 forever, and if Q = 1, it will remain 1 forever.

The circuit does have another node, \overline{Q} , but \overline{Q} does not contain any additional information because if Q is known, \overline{Q} is also known. \overline{Q} is also an acceptable choice for the state variable.

When power is first applied to a sequential circuit, the initial state is unknown and usually unpredictable. It may differ each time the circuit is turned on.

Although the cross-coupled inverters can store a bit of information, they are not practical because the user has no inputs to control the states.

However, other bistable elements, such as *latches* and *flip-flops*, provide inputs to control the value of the state variable.


Just a Y is commonly used for the output of combinational logic, Q is commonly used for the output of sequential logic.

13.1 SR Latch

SR latch is one of the simplest sequential circuit as it is composed of two cross-coupled NOR gates.

The latch has two inputs, S and R, and two outputs, Q and \overline{Q} .

The SR latch is similar to the cross-coupled inverters, but its state can be controlled through the S and R inputs, which set and reset the output Q.



Consider the four possible combinations of R and S:

Case I:
$$R = 1, S = 0$$

N1 sees at least one TRUE input, R, so it produces a FALSE output on Q. N2 sees both Q and S FALSE, so it produces a TRUE output on \overline{Q} .

Case II:
$$R = 0, S = 1$$

N1 receives inputs of 0 and \overline{Q} . Because we don't yet know \overline{Q} , we can't determine the output Q. N2 receives at least one TRUE input, S, so it produces a FALSE output on \overline{Q} . Now we can revisit N1, knowing that both inputs are FALSE, so the output Q is TRUE.

Case III:
$$R = 1, S = 1$$

N1 and N2 both set at least one TRUE input (R or S), so each produces a FALSE output. Hence Q and \overline{Q} are both FALSE.

Case IV:
$$R = 0, S = 0$$

N1 receives inputs of 0 and \overline{Q} . Because we don't yet know \overline{Q} , we can't determine the output. N2 receives inputs of 0 and Q. Because we don't yet know Q, we can't determine the output. Now we are stuck. This is reminiscent of the cross-coupled inverters. But we know that Q must either be 0 or 1. So we can solve the problem by checking what happens in each of these sub-cases.

Case IVa:
$$Q = 0$$

Because S and Q are FALSE, N2 produces a TRUE output on \overline{Q} . Now N1 receives one TRUE input, \overline{Q} , so its output, Q, is FALSE.

Case IVb: Q = 1

Because Q is TRUE, N2 produces a FALSE output on \overline{Q} . Now N1 receives two FALSE inputs, R and \overline{Q} , so its output, Q, is TRUE.

Suppose Q has some known prior value, Q_{prev} , before we enter Case IV. Q_{prev} is either 0 or 1, and represents the state of the system. When R and S are 0, Q will remember this old value, Q_{prev} , and \overline{Q} will be its complement, \overline{Q}_{prev} . This circuit has memory.

Like the cross-coupled inverters, the SR latch is a bistable element with one bit of state stored in Q. However, the state can be controlled through the S and R inputs.

When R is asserted, the state is reset to 0.

When S is asserted, the state is set to 1.

When neither is asserted, the state retains its old value.

13.2 D Latch

The SR latch is awkward because it behaves strangely when both S and R are simultaneously asserted. Moreover, the S and R inputs conflate the issues of what and when. Asserting one of the inputs determines not only what the state should be but also when it should change.




Figure 3.7 D latch: (a) schematic, (b) truth table, (c) symbol

The D latch has two inputs. The data input, D, controls what the next state should be. The clock input, CLK, controls when the state should change.

The clock controls when data flows through the latch.

When CLK = 1, the latch is *transparent*. The data at D flows through to Q as if the latch were just a buffer.

When CLK = 0, the latch is *opaque*. It blocks the new data from flowing through to Q, and Q retains the old value.

The D latch updates its state continuously CLK = 1.

13.3 D Flip-Flop

A *D* flip-flop can be built from two back-to-back D latches controlled by complementary clocks.

The first latch, L1, is called the master.

The second latch, L2, is called the *slave*.

The node between them is named N1.

A symbol for the D flip-flop is given in the figure (b).

When the \overline{Q} output is not needed, the symbol can be condensed as in figure (c).

When CLK = 0, the master latch is transparent and the slave is opaque. The value at D propagates through to N1.

CLK

Figure 3.8 D flip-flop: (a) schematic, (b) symbol, (c) condensed symbol

When CLK = 1, the master goes opaque and the slave becomes transparent. The value at N1 propa-

gates through to Q, but N1 is cut off from D. Hence, the value at D immediately before the clock rises from 0 too 1 gets copied to Q immediately after the clock rises.

At other times, Q retains its old value, because there is always an opaque latch blocking the path between D and Q.




Figure 2: A D flip-flop example.

A D flip-flop copies D to Q on the rising edge of the clock, and remembers its state at all other times.

A D flip-flop is also known as a master-slave flip-flop, an edge-triggered flip-flop, or a positive edge-triggered flip-flop.

13.4 Register

A N-bit register is a bank of N flip-flops that share a common CLK input, so that all bits of the register are updated at the same time.

Registers are the key building block of most sequential circuits.

For a 32-bit architectures, a register would typically have 32 flip-flops in parallel (i.e. one for each bit).

A register file is a way of organizing registers.




Figure 3: A register file.

13.4.1 Reading from a Register File

The values of all 32 registers go through two multiplexers.

The first multiplexer determines which register value will be routed to the 1st output.

The second multiplexer determines which register value will be routed to the 2^{nd} output.

It will take 5 select lines to uniquely identify each source register (when there are 32 registers).

13.4.2 Writing to a Register File

The address of the register d, is routed through a decoder which determines which D flip-flop to write to.

When the d^{th} decoder line and the RegWrite line are both 1, they pass a 1 through the d^{th} AND gate and raise the C input of the d^{th} D flip-flop to 1. The data will now be written to Register d^{th} .

14 Finite State Machines

Synchronous sequential circuits can be drawn in the forms called *finite state machines (FSMs)*. The name comes from a circuit with k registers can be in one of a finite number (2^k) of unique states.

A FSM has M inputs, N outputs, and k bits of state. It also receives a clock and, optionally, a reset signal.

An FSM consists of two blocks of combinational logic, next state logic and output logic, and a register that stores the state. On each clock edge, the FSM advances to the next state, which was computed based on the current state and inputs.

Finite state machines provides a systematic way to design synchronous sequential circuits given a functional specification.

Two general classes of finite state machines, characterized by their functional specifications.


In *Moore machines*, the outputs depend only on the current state of the machine.

In *Mealy machines*, the outputs depend on both the current state and the current inputs.

14.1 State Transition Diagram

A state transition diagram indicates all the possible states of the system and the transitions between these states.

In a state transition diagram, circles represent states and arcs represent transitions betweens states.



The transitions take place on the rising edge of the clock; the clock can hidden on the diagram because it is always present in a synchronous sequential circuit. In addition, the clock only controls when the transitions should occur, whereas the diagram indicates which transitions occur.

If a state has multiple arcs leaving it, the arcs are labeled to show what input triggers each transition. In the image, when in state S0, the system will remain in that state if T_A is TRUE and move to S1 if T_A is FALSE.

If a state has a single arc leaving it, that transition always occurs regardless of the inputs. In the image, when in state S1, the system will always move to S2.

14.2 State Transition Table

Table 3.1 State transition table

| $Inp \\ T_A$ | outs T_B | Next State S' |
|--------------|-------------|-----------------|
| 0 | X | S1 |
| 1 | X | S0 |
| X | X | S2 |
| X | 0 | S3 |
| X | 1 | S2 |
| X | X | S0 |
| | 0 1 X X X X | 0 X 1 X X X X 1 |

Table 3.2 State encoding

| State | Encoding S _{1:0} |
|------------|---------------------------|
| S0 | 00 |
| S 1 | 01 |
| S2 | 10 |
| S3 | 11 |

Figure 4: Example Transition Table and its Encoding

A state transition table indicates for each state and input, what the next state, S', should be. If the next state does not depend on a particular input, the don't care symbol (X) is used.

To build a real circuit, the states and outputs must be assigned *binary encodings*.

14.3 State Encoding

If the state and output encodings were selected arbitrarily, a different choice would have resulted in a different circuit.

Then how to determine the encoding that produces the circuit with the fewest logic gates or the shortest propagation delay? There is not simply method to find the best encoding.

It is possible to choose a good encoding by inspection, so that related states share bits.

An important decision in state encoding is the choice between binary encoding and one-hot encoding.

With binary encoding, each state is represented as a binary number. Because K binary numbers can be represented by $\log_2 K$ bits, a system with K states only needs $\log_2 K$ bits of state.

In *one-hot encoding*, a separate bit of state is used for each state. It is called one-hot because only one bit is "hot" or TRUE at any time.

Example 14.1. A one-hot encoded FSM with three states would have state encodings of 001, 010, and 100.

Each bit of state is stored in a flip-flop, so one-hot encoding requires more flip-flops than binary encoding. However, with one-hot encoding, the next-state and output logic is often simpler, so fewer gates are required.

Another encoding is the one-cold encoding, in which K states are represented with K bits, exactly one of which is FALSE.

14.4 FSM Review

Finite state machines are a powerful way to systematically design sequential circuits from a written specification.

Procedure to design an FSM:

- > Identify the inputs and outputs.
- > Sketch a state transition diagram.
- > For a Moore machine:
 - Write a state transition table.

- Write an output table.
- > For a Mealy machine:
 - Write a combined state transition and output table.
- > Select state encodings—selection affects the hardware design.
- > Write Boolean equations for the next state and output logic.
- > Sketch the circuit schematics.

15 Summary So Far

In contrast to combinational logic, whose outputs depend solely on the current inputs, sequential logic outputs depend on both current and prior inputs. Sequential logic remembers information about prior inputs. This memory is called the state of the logic.

Sequential circuits can be difficult to analyze and are easy to design incorrectly. An important element is the flip-flop, which receives a clock and an input, D, and produces an output, Q. The flip-flop copies D to Q on the rising edge of the clock and otherwise remembers the old state of Q. A group of flip-flops sharing a common clock is called a register. Flip-flops may also receive reset or enable control signals.

Finite state machines are a powerful technique for designing sequential circuits. For procedure on designing an FSM, refer to Section 14.4 (FSM Review).

Synchronous sequential circuits have a timing specification including to clock-to-Q propagation and contamination delay, t_{pcq} and t_{ccq} , and the setup and hold times, t_{setup} and t_{hold} .

For correct operation, their inputs must be stable during an aperture time that starts a setup time before the rising edge of the clock and ends a hold time after the rising edge of the clock.

The minimum cycle time, T_c , of the system is equal to the propagation delay, t_{pd} , through combinational logic plus $t_{pcq} + t_{setup}$ of the register.

For correct operation, the contamination delay through the register and combinational logic must be greater than t_{hold} . Hold time does not affect the cycle

time.

Overall performance is measured in latency and throughput. The latency is the time required for a token to pass from start to end. The throughput is the number of tokens that the system can process per unit time. Parallelism improves the system throughput.

16 Multiplication




FIGURE 3.3 First version of the multiplication hardware. The Multiplicand register, ALU, and Product register are all 64 bits wide, with only the Multiplier register containing 32 bits. (Appendix B describes ALUs.) The 32-bit multiplicand starts in the right half of the Multiplicand register and is shifted left 1 bit on each step. The multiplier is shifted in the opposite direction at each step. The algorithm starts with the product initialized to 0. Control decides when to shift the Multiplicand and Multiplier registers and when to write new values into the Product register.

The first operand is called the *multiplicand* and the second the *multiplier*. The final result is called the *product*.

Number of bits in the product is considerably larger than the number in either the multiplicand or the multiplier. If ignoring the sign bit, the length of the multiplication of an n-bit multiplicand and an m-bit multiplier is a product that is n+m bits long. So n+m bits are required to represent all possible products.

17 Floating Point

A number in scientific notation that has no leading 0s is called a *normalized* number, which is the usual way to write it.

Floating point is computer arithmetic that represents numbers in which the binary point is not fixed.

A standard scientific notation for reals in normalized form offers tree advantages:

- 1. It simplifies exchange of data that includes floating-point numbers.
- 2. It simplifies the floating-point arithmetic algorithms to know that numbers will always be in this form.
- 3. It increases the accuracy of the numbers that can be stored in a word, since the unnecessary leading 0s are replaced by real digits to the right of the binary point.

17.1 Floating-Point Representation

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|-------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| s | exponent | | | | | | | | | fraction | | | | | | | | | | | | | | | | | | | | | |
| 1 bit | | | | | | | | | | | | | | | | 23 | 3 bit | s | | | | | | | | | | | | | |

s is the sign of the floating-point number (1 meaning negative). exponent is the value of the 8-bit exponent field (including the sign of the exponent). fraction is the 23-bit number.

Generally, floating-point numbers are of the form:

$$(-1)^s \times F \times 2^E$$

F involves the value in the fraction field and E involves the value in the exponent field.

A double precision floating-point number is represented in two 32-bit words. The exponent is the value of the 11-bit exponent field. Fraction is the 52-bit number in the fraction field.

This is also known as the *IEEE 754 floating-point standard*. This standard has greatly improved both the ease of porting floating-point programs and the quality of computer arithmetic.

overflow: positive exponent becomes too large to fit in the exponent field underflow: negative exponent becomes too large to fit in the exponent field

| Single precision | | Double precision | | Object represented |
|------------------|----------|------------------|----------|-------------------------|
| Exponent | Fraction | Exponent | Fraction | |
| 0 | 0 | 0 | 0 | 0 |
| 0 | Nonzero | 0 | Nonzero | ± denormalized number |
| 1–254 | Anything | 1–2046 | Anything | ± floating-point number |
| 255 | 0 | 2047 | 0 | ± infinity |
| 255 | Nonzero | 2047 | Nonzero | NaN (Not a Number) |

Figure 5: IEEE 754 encoding of floating-point numbers.

In IEEE 754, the leading 1-bit of normalized binary number is implicit, so the number is actually 24 bits long in single precision.

For the fractional part, suppose we number the bits of the fraction from left to right $s1, s2, s3, \ldots$, then the value is

$$(-1)^S \times (1 + (s1 \times 2^{-1}) + (s2 \times 2^{-2}) + (s3 \times 2^{-3}) + (s4 \times 2^{-4}) + \dots) \times 2^E$$

IEEE 754 uses a bias of 127 for single precision exponent.

The exponent bias for double precision is 1023.

So the value represented by a floating-point number is really

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent-Bias})}$$

17.2 Floating-Point Addition

- 1. Compare the exponents of the two numbers; shift the smaller number to the right until its exponent would match the larger exponent.
- 2. Add the significants.
- 3. Normalize the sum, either shifting right and incrementing the exponent or shifting left and decrementing the exponent.
- > Overflow or underflow? If yes, Exception. Otherwise, continue.
- 4. Round the significant to the appropriate number of bits.
- > Still normalized? If no, then step 3. Otherwise, done.




Figure 6: Arithmetic unit for floating-point addition.

17.3 Floating-Point Multiplication

- 1. Add the biased exponents of the two numbers, subtracting the bias from the sum to get the new biased exponent.
- 2. Multiply the significants.
- 3. Normalize the product if necessary, shifting it right and incrementing the exponent.

- > Overflow or underflow? If yes, Exception. Otherwise, continue.
- 4. Round the significant to the appropriate number of bits.
- > Still normalized? If no, then Step 3. Otherwise, continue.
- 5. Set the sign of the product to positive if the signs of the original operands are the same; if they differ, make the sign negative.

18 Introduction to the Processor

A subset of the core MIPS instruction set will be examined:

- > The memory-reference instructions load word (lw) and store word (sw)
- > The arithmetic-logical instructions add, sub, AND, OR, and slt
- > The branch instructions branch equal (beq) and jump (j)

To implement those instructions, the first two steps are identical:

- 1. Send the *program counter* (PC) to the memory that contains the code and fetch the instruction from that memory.
- 2. Read one or two registers, using fields of the instruction to select the registers to read. For the load word instruction, only need to read one register, but most other instructions require reading two registers.

After the two steps, the required actions depend on the instruction class. For each of the three instructions classes (Section 18), the actions are largely the same, independent of the exact instruction.

The simplicity and regularity of the MIPS instruction set simplifies the implementation by making the execution of many of the instruction classes similar.

All instruction classes, except jump, use the arithmetic-logical unit (ALU) after reading the registers. The memory-reference instructions use the ALU for an address calculation, the arithmetic-logical instructions for the operation execution, and branches for comparison.

After using the ALU, the actions required to complete various instruction classes differ.

A memory-reference instruction will need to access the memory either to read data for a load or write data for a store.

An arithmetic-logical or load instruction must write the data from the ALU or memory back into a register.

For a branch instruction, it may be required to change the next instruction address based on the comparison; otherwise, the PC should be incremented by 4 to get the address of the next instruction.

19 Building a Data-path

A data-path element is a unit used to operate within a processor. In the MIPS implementation, the data-path element include the instruction and data mem-




Figure 7: A portion of the data-path used for fetching instructions and incrementing the program counter.

ories, the register file, the ALU, and adders.

To execute any instruction, start by fetching the instruction from memory. Then increment the program counter so that it points at the next instruction, 4 bytes later.

Refer to the figure above for how the elements are combined, forming a datapath that fetches instructions and increments the PC.

A *R-type* or *R-format* is an arithmetical-logical instruction since they perform. All *R-format* instructions read two registers, perform an ALU operation on the contents of the register, and write the result to a register.

Through a register file, it contains the register state of the computer and the ALU needs to operate on the values read from the registers.

R-format instructions have three register operands, to read two data words from the register file and write one data word into the register file for each instruction.

For each data word to be read from the register, an input to the register file is needed that will carry the value that has been read from the registers.

To write a data word, two inputs are needed: one to specify the register number to be written and one to supply the *data* to be written into the register.

The register file always outputs the contents of whatever register numbers are on the Read register inputs. However, writes are controlled by the write control signal, which must be asserted for a write to occur at the clock edge.

Thus, we need a total of four inputs (three for register number and one for

data) and two outputs (both for data). The register number inputs are 5 bits wide to specify one of 32 registers ($32 = 2^5$), whereas the data input and two data output buses are each 32 bits wide (each word is 32 bits).

19.1 R-Format ALU Operations

Two elements are needed to implement R-format ALU operations: register file (Section 13.4) and the ALU.

The register file contains all the registers and has two read ports and one write port. The register file outputs the contents of the registers corresponding to the Read register inputs on the outputs; no other control inputs are needed. Note that a register write must be explicitly indicated by asserting the write control signal, RegWrite. Writes are edge-triggered, so that all write inputs must be valid at the clock edge.

The inputs carrying the register number to the register file are all 5 bites wide, whereas the lines carrying data values are 32 bits wide.

The operation to be performed by the ALU is controlled with the ALU operation signal, which will be 4 bits wide.

19.2 Memory-Reference Operations




Figure 8: Two units needed for loads and stores. In addition to the register file and ALU.

Consider lw and sw instructions. They compute a memory address by adding the base register to the 16-bit signed offset field contained in the instruction. If the instruction is a store, the value to be stored must also be read from the

register file where it resides in the destination register.

If the instruction is a load, the value read from memory must be written into the register file in the specified register.

Thus, both register and the ALU are required in addition to more.

We need a unit to *sign-extend* the 16-bit offset field in the instruction to a 32-bit signed value, and a data memory unit to read from or write to. A *sign-extend* is to increase the size of a data item by replicating the high-order sign bit of the original data item in the high-order bits of the larger, destination data item.

The data memory must be written on store instructions; hence, data memory has read and write control signals, an address input, and an input for the data to be written into memory.

Refer to figure above for the two units required.

19.3 Branch Operations




Figure 9: Data-path for branch operations.

beq instruction has three operands, two registers that are compared for equality, and a 16-bit offset used to compute the branch target address relative to the branch instruction address.

For this instruction, we need to compute the branch target address by adding

the sign-extended offset field of the instruction to the PC. Note the two following details in the definition of branch instructions:

- The instruction set architecture specifies that the base for the branch address calculation is the address of the instruction following the branch. Since we compute PC + 4 (the address of the next instruction) in the instruction fetch data-path, it is easy to use this value as the base for computing the branch target address.
- The architecture also states that the offset field is shifted left 2 bits so that it is a word offset; this shift increases the effective range of the offset field by a factor of 4.

The offset field can be shifted by 2 to resolve the second complication.

For computing the branch target address, we need to determine whether the next instruction is the instruction that follows sequentially or the instruction at the branch target address.

When the operands are equal, the branch target address becomes the new PC, and it can be said that *branch* is *taken*.

If the operands are not equal, the incremented PC should replace the current PC (just as for any other normal instruction); thus the *branch* is *not taken*.

Therefore, the branch data-path must do two operations: compute the branch target address and compare the register contents.

To compute the branch target address, the branch data-path includes a sign extension unit and an adder.

To perform the compare, a register file is needed to supply the two register operands.

branch taken: a branch where the branch condition is satisfied and the program counter (PC) becomes the branch target. All unconditional jumps are taken branches.

branch not taken: a branch where the branch condition is false and the program counter (PC) becomes the address of the instruction that sequentially follows the branch.

20 Creating a Single Data-path

The simplest data-path will attempt to execute all instructions in one-clock cycle. No data-path resource can be used more than once per instruction, so any element needed more than once must be duplicated. So a memory for instructions separate from one for data is needed. Some of the functional units will need to be duplicated, many of the elements can be shared by different instruction flows.

To share a data-path element between two different instruction classes, we may have to allow multiple connections to the input of an element, using a multiplexer and control signal to select among the multiple inputs.

21 A Full Data-Path




Figure 10: Data-path with all necessary multiplexers and all control lines.

22 A Simple Implementation Scheme

22.1 The ALU Control

The MIPS ALU defined in "Computer Organization and Design" Appendix B defines the 6 following combinations of four control inputs:

| ALU Control Lines | Function |
|-------------------|------------------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |
| 0111 | set on less than |
| 1100 | NOR |

The ALU will need to perform one of the first five functions depending on the instruction class. NOR will be covered later.

For load and store word instructions, ALU is used to compute the memory address by addition.

For R-type instructions, ALU needs to perform AND, OR, subtract, add, or set on less than, depending on the value of the 6-bit function field in the low-order bits of the instruction.

For branch equal, the ALU must perform a subtraction.

In many instances, we do not care about the values of some of the *inputs*, and because we wish to keep the tables compact, we also include *don't-care terms*. A don't-care term in this truth table (represented by an X in an input column) indicates that the output does not depend on the value of the input corresponding to that column.

22.2 Designing the Main Control Unit

The three instruction classes (R-Type, load and store, and branch) use two different instruction formats; jump instructions use another format

- R-format instructions have an opcode of 0. They have three register operands: rs, rt, and rd. Fields rs and rt are sources, and rd is the destination. The ALU function is in the funct field and is decoded by the ALU control design. The shamt field is used only for shifts.
- Instruction format for load (opcode=35) and store (opcode=43) instructions. The register rs is the base register that is added to the 16-bit

address field to form the memory address. For load, rt is the destination register for the loaded value. For stores, rt is the source register whose value should be stored in memory.

• Instruction format for branch equal (opcode=4). The registers rs and rt are the source registers that are compared for equality. The 16-bit address field is sign-extended, shifted, and added to the PC+4 to compute the branch target address

The general format of instructions are

- The op field, opcode, is always contained in bits 31:26.
- The two registers to be read are always specified by the rs and rt fields, at positions 25:21 and 20:16. This is true for the R-type instructions, branch equal, and store.
- The base register for load and store instruction is always in bit position 25:21 (rs).
- The 16-bit offset for branch equal, load, and store is always in positions 15:0.
- The destination register is in one of two places. For a load, it is in bit positions 20:16 (rt), while for an R-type instruction it is in bit positions 15:11 (rd). Thus, a multiplexer is added to select which field of the instruction is used to indicate the register number to be written.

The control unit can set all but one of the control signals based solely on the opcode field of the instruction. The PCSrc control line is the exception; that control line should be asserted if the instruction is branch on equal (a decision that the control unit can make) and the Zero output of the ALU, which is used for equality comparison, is asserted.

Outputs for Control Unit

The output from the control unit are the control lines that:

- 1. Signal when memory should be write enabled (1-3)
- 2. Signal when data lines a multiplexer show forward on (4-7)
- 3. Signal which function the ALU should perform (8)

| | Signal/Outputs | If Signal == 1 | If $Signal == 0$ |
|----|-------------------------------|-------------------------------|---------------------------|
| 1. | MemWrite Write to Data Memory | | No effect |
| 2. | MemRead | Memory read memory | No effect |
| 3. | RegWrite | Write data to Register File | NO effect |
| 4. | MemtoReg | Use data from Data Mem- | Use ALUResult |
| | | ory | |
| 5. | Branch | Use PCBranch result for PC | No branch; use $PC + 4$ |
| 6. | RegDst | Use 15:11 field for write ad- | Use 20:16 field (rt used) |
| | | dress (rd used) | |
| 7. | ALUSrc | Use immediate field from | Use Register File |
| | | Instr | |
| 8. | $ALUControl_{2:0}$ | Specify the ALU operation: | add, sub, and, or |

The settings of the control lines is completely determined by the opcode fields of the instruction.

| 1. R-Format | 2. lw | 3. sw | 4. beq |
|-------------|------------|------------|------------|
| RegDst 1 | RegDst 0 | RegDst X | RegDst X |
| ALUSrc 0 | ALUSrc 1 | ALUSrc 1 | ALUSrc 0 |
| MemtoReg 0 | MemtoReg 1 | MemtoReg X | MemtoReg X |
| RegWrite 1 | RegWrite 1 | RegWrite 0 | RegWrite 0 |
| MemRead 0 | MemRead 1 | MemRead 0 | MemRead 0 |
| MemWrite 0 | MemWrite 0 | MemWrite 1 | MemWrite 0 |
| Branch 0 | Branch 0 | Branch 0 | Branch 1 |
| ALUOp1 1 | ALUOp1 0 | ALUOp1 0 | ALUOp1 0 |
| ALUOp0 0 | ALUOp0 0 | ALUOp0 0 | ALUOp0 1 |

ALU Decoder How the main decoder signals the ALU decoder:

| $ALUOp_{1:0}$ | Meaning |
|---------------|---------------|
| 00 | Add |
| 01 | Subtract |
| 10 | Look at Funct |
| 11 | Not Used |

The inputs (ALUOp_{1:0} and Funct) and the output (ALUControl_{2:0}):

| $\underline{ \text{ALUOp}_{1:0}}$ | Funct Field | $ALUControl_{2:0}$ |
|-----------------------------------|--------------|--------------------|
| 00 | X | 010 (Add) |
| X1 | X | 110 (Subtract) |
| 1X | 100000 (add) | 010 (Add) |
| 1X | 100010 (sub) | 110 (Subtract) |
| 1X | 100100 (and) | 000 (And) |
| 1X | 100101 (or) | 001 (Or) |

22.3 Procedure of Executing the Load Instruction

- 1 Fetch the instruction, say lw \$2, 4(\$1)
 - (a) Start at the program counter (PC) to get the address of the next instruction
 - (b) Go the the *Instruction Memory* to get next instruction
- 2a Get the value stored in the Register File at location \$1
 - (a) Specify the address (00001) at input A1 of the Register File
 - (b) The data will appear at output RD1 of the Register File
- 2b Sign extend the offset
 - (a) The offset, 4, is specified in the instruction
 - (b) Convert the offset from a 16-bit signed integer to a 32-bit signed integer by sign extending it
- 2c Calculate the memory address of the data
 - (a) Send the base address and the offset to inputs SrcA and SrcB of the $Arithmetic\ Logic\ Unit\ (ALU)$
 - (b) Signal the ALU to add the inputs with control signal ALUControl
 - (c) The sum will appear at ALUResult
- 2d Read the data stored at this address
 - (a) Send the memory address to the *Data Memory*
 - (b) The data stored at that address will appear at output RD
- 2e Write the data into the Register File at location \$2
 - (a) Send the ReadData back to the Register File

- (b) Send the address (00010) to the Register File
- (c) Signal the Register File to store the data (RegWrite) at input WD3

22.4 Why a Single-Cycle Implementation Is Not Used Today

It is inefficient because the clock cycle must have the same length for every instruction in single-cycle design.

The longest possible path in the processor determines the clock cycle, which is the load instruction. It uses instruction memory, the register file, the ALU, the data memory, and the register file in series.

There's significant drawback for using single-cycle design with a fixed clock cycle; but it may be considered acceptable for a small instruction set.

It does not scale well when adding more complex instructions.

It is not possible to improve the worst-case cycle time in a single-cycle design even if there are techniques to improve the common-case cycle time.

Thus, we use pipelining to improve the efficiency and throughput. Pipelining improves efficiency by executing multiple instructions simultaneously.

23 An Overview of Pipelining

Pipelining is an implementation technique in which multiple instructions are overlapped in execution.

The idea to that all steps—called *stages* in pipelining—are operating concurrently. As long as each stage has separate resources, the tasks can be pipelined.

For pipelining MIPS instructions, each instruction classically takes five steps (stages):

- 1. Fetch instruction from memory
- 2. Read registers while decoding the instruction. The regular format of MIPS instructions allow reading and decoding to occur simultaneously.
- 3. Execute the operation or calculate an address.
- 4. Access an operand in data memory
- 5. Write the result into a register

If the stages are perfectly balanced, then the time between instructions on the pipelined processor—assuming ideal condition—is equal to

```
\label{eq:time_poly} \mbox{Time between instructions}_{\mbox{\scriptsize pipelined}} = \frac{\mbox{Time between instruction}_{\mbox{\scriptsize non-pipelined}}}{\mbox{Number of pipe stages}}
```

Under ideal condition and a large number of instruction, the performance is increased is approximately equal to the number of pipe stages.

Pipelining improves performance increasing instruction throughput, as opposed to decreasing the execution time of an individual instruction, but instruction throughput is the important metric because real programs execute billions of instruction.

23.1 Designing Instruction Sets for Pipelining

All MIPS instructions are the same length, which makes it easier to fetch instructions in the first pipeline stage and to decode them in the second stage. MIPS has only a few instruction formats, with the source register fields being located in the same place in each instruction.

Thus, the second stage can begin reading the register file at the same time that the hardware is determining what type of instruction was fetched. If not for the symmetry in instruction formats, stage 2 would need to be split resulting in 6 pipeline stages (longer pipelines are not desired).

In addition, memory operands only appear in loads or stores in MIPS. Which means we can use the execute stage to calculate the memory address and then access memory in the following stage.

23.2 Pipeline Hazards

Situations when the next instruction cannot execute in the following clock cycle are called *hazards*.

23.2.1 Structural Hazard

A structural hazard means the hardware cannot support the combination of instructions that we want to execute in the same clock cycle.

23.2.2 Data Hazard

A pipeline data hazard, a form of data hazard, occurs when the pipeline must be stalled because one step must wait for another to complete.

In other words, a planned instruction cannot execute in the proper clock cycle because data that is needed to execute the instruction is not yet available.

Forwarding, also called *bypassing*, is a method of solving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible register or memory.

Forwarding paths are valid only if the destination stage is later in the time than the source stage.

In other words, there cannot be a valid forwarding path from the output of the memory access stage in the first instruction to the input of the execution stage of the following, since that would mean going backward in time.

A *load-use data hazard* is a specific form of data hazard in which the data being loaded by a load instruction has not yet become available when it is needed by another instruction.

A *pipeline stall*, also called a *bubble*, is a stall initiated in order to resolve a hazard.

23.2.3 Control Hazard

A control hazard, also called branch hazard, arises from the need to make a decision based on the results of one instruction while others are executing. This hazard comes from branch instructions as the pipeline cannot know the next possible instructions after fetching a branch instruction.

Two ways to resolve control hazards:

1. Stall

Stall immediately after a branch instruction is fetched, waiting until the pipeline determines the outcome of the branch and knows that instruction address to fetch from.

If the branch cannot be resolved in the second stage, the cost of stalling is too high for most computes to use as it causes a even larger slowdown.

2. Predict

Computers use *prediction* to handle branches. One approach is to predict always that branch will not be taken; when right, the pipeline proceeds at full speed.

If branch is taken, the pipeline stalls.

A more sophisticated version of *branch instruction* would have some branches predicted as taken and some as not taken.

In programming, at the bottom of loops are branches that jump back to the top of the loop. Those branches are likely to be taken and they branch backwards, so it can be predicted as taken for branches that jump to an earlier address.

Dynamic hardware predictors make their guesses depending on the behavior of each branch and may change predictions for a branch over the life of a program. One approach is keeping a history for each branch as taken or not taken, and then using recent past history to predict the future.

If prediction goes wrong, the pipeline control must ensure instructions following a wrongly guessed branch have no effect and must restart the pipeline from the proper branch address.

A third approach to resolve control hazard is called *delayed decision*, that's actually used in MIPS architecture. The delayed branch always execute the next sequential instruction, with the branch taking place after that one instruction delay. The assembler can automatically arrange the instructions to get the branch behavior desired by the programmer; it is hidden from the MIPS programmer. MIPS software places an instruction immediately after the delayed branch instruction that is not affected by the branch, and a taken branch changes the address of the instruction that follows this safe instruction. Delayed branches are useful when branches are short. Processors do not use a delayed branch of more than one cycle. For longer branch delays, hardware-based branch prediction is usually used.

23.3 Pipeline Overview Summary

Pipelining is a technique that exploits *parallelism* among the instruction in a sequential instruction stream. Its substantial advantage is that it is fundamentally invisible to the programmer.

Pipelining increases the number of simultaneously executing instructions and the rate at which instructions are started and completed. However, it does not reduce the time it takes to complete an individual instruction also called the *latency*. *Latency* in pipelining is the number of stages in a pipeline or the number of stages between two instruction during execution.

Pipelining improves instruction throughput rather than individual instruction execution time or latency.

24 Pipelined Datapath and Control

In a five-stage pipeline, up to five instructions will be in execution during any single clock cycle.

The datapath can be separated into five pieces:

- 1. **IF**: Instruction fetch
- 2. **ID**: Instruction decode and register file read
- 3. EX: Execution or address calculation
- 4. MEM: Data memory access
- 5. WB: Write back

For the register file and data memory units are split in two phases: write in the first half and read in the second half.

24.1 Pipelined Control

Only need to set the control values during each pipeline stage to specify control for the pipeline. Each control line is associated with a component active in only a single pipeline stage, thus the lines can be divided into five stages according to the pipeline stage.

- 1. Instruction fetch: The control signals to read instruction memory and to write the PC are always asserted, so there is nothing special to control in this stage
- 2. Instruction decode/register file read: The same thing happens at every clock cycle, so there are not optional control lines to set.
- 3. Execution/address calculation: The signals to be set are RegDst, ALUOp, and ALUSrc. The signals select the Result register, the ALU operation, and either Read data 2 or a sign-extended immediate for the ALU.
- 4. Memory access: The control lines set in this stage are Branch, MemRead, and MemWrite. The branch equal, load, and store instructions set these signals respectively. Note that PCSrc selects the next sequential address unless control asserts Branch and the ALU result was 0.
- 5. Write back: The two control lines are MemtoReg, which decides between sending the ALU result or the memory value to the register file, and RegWrite, which writes the chosen value.

Implementing control means setting the nine control lines to these values in each stage for each instruction. The simple approach is to extend the pipeline registers to include control information.

The control lines start with the EX stage, so the control information can be created during instruction decode.

25 Data Hazards: Forwarding versus Stalling

The write is in the first half of the clock and the read is in the second half when a register is read and written in the same clock cycle. Thus, the read delivers what is written; this is a common implementation for register files.

If the data is needed at the beginning of the EX stage, the data can be *forwarded* as soon as it is available to any units that need it before the data is available in register file.

For now, the only challenge of forwarding is to make the data available in an operation in the EX stage, which may either be an ALU operation or an effective address calculation. The two pairs of hazard conditions are:

```
1a EX/MEM.RegisterRd = ID/EX.RegisterRs
```

- 1b EX/MEM.RegisterRd = ID/EX.RegisterRt
- 2a MEM/WB.RegisterRd = ID/EX.RegisterRs
- 2b MEM/WB.RegisterRd = ID/EX.RegisterRs

Example 25.1. Suppose we have the following instructions sequence

```
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
```

Then sub-and is a type 1a hazard (EX/MEM.RegisterRd = ID/EX.RegisterRs) Whereas sub-or is a type 2b hazard (MEM/WB.RegisterRd = ID/EX.RegisterRs)

This forwarding may not always work because some instructions do not write registers; sometimes it would forward when it shouldn't.

A simple solution is to check if RegWrite signal will be active: examining the WB control field of the pipelining register during the EX and MEM stages determines whether RegWrite is asserted.

Note that MIPS require every use of \$0 as an operand must yield an operand value of 0. Thus, need to avoid forwarding a possible non-zero value of \$0 in the event that \$0 is used as the destination. Thus, the conditions above work if EX/MEM.RegisterRd \neq 0 and MEM/WB.RegisterRd \neq 0.

A new hardware, called *Forwarding Unit* is added in the EX stage to expand the multiplexers into the ALU unit such that it can take in the forwarded data.

| Mux Control | Source | Explanation |
|-----------------------------------|--------|--|
| $\overline{\text{ForwardA} = 00}$ | ID/EX | The first ALU operand comes from the register file |
| $\overline{\text{ForwardA} = 10}$ | EX/MEM | The first ALU operand is forwarded from the prior |
| | | ALU result. |
| ForwardA = 01 | MEM/WB | The first ALU is forwarded from data memory or |
| | | an earlier ALU result |
| $\overline{\text{ForwardB}} = 00$ | ID/EX | The second ALU operand comes from the register |
| | | file |
| $\overline{\text{ForwardB}} = 10$ | EX/MEM | The second ALU operand is forwarded from the |
| | | prior ALU result. |
| $\overline{\text{ForwardB}} = 01$ | MEM/WB | The second ALU is forwarded from data memory |
| | | or an earlier ALU result |

Note that the EX/MEM.RegisterRd field is the register destination for either an ALU instruction (which comes from the Rd field of the instruction) or a load (which comes from the Rt field).

1. EX Hazard

```
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10

if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10
```

2. MEM Hazard

25.1 Data Hazards and Stalls

A particular case when forwarding does not work is when an instruction tries to read a register following a load instruction that writes the same register. In addition to a forwarding unit, we need a *hazard detection unit* such that it can stall the pipeline. It is to operate during the ID stage so that it can insert the stall between the load and its use.

```
if (ID/EX.MemRead and
          ((ID/EX.RegisterRt = IF/ID.RegisterRs) or
          (ID/EX.RegisterRt = IF/ID.RegisterRt)))
    stall the pipeline
```

The first line tests to see if the instruction is a load: the only instruction that reads data memory is a load. The next two lines check to see if the destination register field of the load in the EX stage matches either source register of the instruction in the ID stage.

If the instruction in the ID stage is stalled, then the instruction in the IF stage must also be stalled; otherwise, we would lose the fetch instruction. So we execute instructions that have no effects: *nops*. "nop" is an instruction that does no operation to change state. This way, the appropriate instructions can be stalled while depended instructions execute.

By setting all nine control signals to 0 in the EX, MEM, and WB stages will create a "do nothing" or nop instruction.

When the hazard is identified in the ID stage, a bubble can be inserted into the pipeline by changing the EX, MEM, and WB control fields of the ID/EX pipeline register to 0. No registers or memories are written if the control values are all 0.




Figure 11: Implementation of Stalling and Forwarding

The hazard detection unit controls the the writing of the PC and IF/ID registers plus the multiplexer that chooses between the real control values and all 0s.

The unit stalls and deasserts the control fields if the load-use hazard test is true.

26 Control Hazards

An instruction must be fetched at every clock cycle to sustain the pipeline, the decision to branch does not occur until the MEM pipeline stage. This delay in determining the proper instruction to fetch is a *control hazard* or *branch hazard*.

There are two schemes for resolving control hazards and one optimization to improve these schemes.

26.1 Assume Branch Not Taken

Stalling until the branch is complete is slow. An improvement is to **predict** that the branch will not be taken and thus continue execution down the se-

quential instruction stream.

If branch is taken, the instructions that are being fetched and decoded must be discarded; execution continues at the branch target.

If branches are not taken half the time, and if it costs little to discard the instructions, this method of optimization halves the cost of control hazards.

To discard instructions, the original control values are changed to 0s, akin to stall a load-use data hazard.

Note that all three instructions in the IF, ID, and EX stages need to be changed when the branch reaches the MEM stage; whereas only the controls in TD stage are changed to 0 and let them percolate through the pipeline.

To discard instructions, the instructions in the IF, ID, and EX stages must be flushed.

26.2 Reducing the Delay of Branches

Another improvement is to reduce the cost of the taken branch. If branch execution is moved to an earlier stage in the pipeline, instead of MEM stage, then fewer instructions need to be flushed.

Many branches rely only on simple tests that do not require a full ALU operation, it can be done with at most a few gates. If a more complex branch decision is needed, a separate instruction that uses an ALU is required.

Moving the branch decision up requires two actions to occur earlier, and their respective complications:

- 1. Computing the branch target address
 - The PC value and the immediate field are available in the IF/ID register.
 - The branch adder can be moved from the EX stage to the ID stage.
 - Note that the branch target address calculation will be performed for all instructions, but it will only be used when needed.
- 2. Evaluating the branch decision
 - Moving the branch test to the ID stage implies additional forwarding and hazard detection hardware, since a branch dependent on a result still in the pipeline must work properly with this optimization.

- During ID: must decode the instruction, decide whether a bypass to the equality unit is required, and complete the comparison to set the PC if it is a branch instruction.
- A new forwarding logic is required for the equality test unit in ID. Bypassed source operands of a branch can come from either the ALU/MEM or MEM/WB pipeline latches.
- A data hazard can occur and a stall is needed if the values in a branch comparison are produced later in time.

The improvement of moving the branch execution to the ID stage is that the penalty of a branch is reduced to only one instruction if the branch is taken (the one being fetched in IF stage).

To flush instructions in the IF stage, a control line named *IF.Flush* zeros the instruction field of the IF/ID pipeline register.

Clearing the register transforms the fetched instruction into a **nop**, an instruction that has no action and changes no state.

26.3 Dynamic Branch Prediction

Assuming a branch is not taken is a form of branch prediction. It is probably adequate for a simple five-stage pipeline, and possibly coupled with compiler-based prediction. With more complex pipelines, the branch penalty increases when measured in clock cycles and it increases in terms of instructions lost. A simple static prediction scheme will waste too much performance in complex pipelines.

Dynamic branch prediction is to look up the address of the instruction to see if a branch was taken the last time this instruction was executed, and if so, to begin fetching new instructions from the same place as the last time.

One implementation is a branch prediction buffer and branch history table. The buffer is a small memory indexed by the lower portion of the address of the branch instruction. This memory contains a bit that says whether the branch was recently taken or not.

It is possible that the prediction is correct; another branch instruction could have used the same lower-order address bits.

However, predicting is a hint that we hope is correct, so fetching begins in the predicted direction. Thus, it does not affect the correctness of the predictions. In the event that the hint is wrong, the incorrectly predicted instructions are

deleted, the prediction bit is inverted and stored back. and the proper sequence is fetched and executed.

A shortcoming of a 1-bit prediction scheme is that: even if a branch is almost always taken (ex. loop), the prediction can wrong twice, rather than once, when it's not taken.

To remedy the weakness of poor accuracy of 1-bit prediction schemes, 2-bit prediction schemes are often used. A prediction must be wrong twice before it is changed in a 2-bit scheme.

A branch prediction buffer can be implemented as a small special buffer accessed with the instruction address during the IF pipe stage.

If the instruction is predicted as taken, fetching begins from the target as soon as the PC is known.

Otherwise, sequential fetching and executing continue.

If the prediction is wrong, the prediction bits are changed.

Elaboration:

A delayed branch always executes the following instruction, but the second instruction following the branch will be affected by the branch. Compilers and assemblers try to place an instruction that always executes after the branch in the branch delay slot.

Elaboration:

A branch predictor tells whether or not a branch is taken, but still requires the calculation of the branch target. The calculation takes one cycle, which means that taken branches have a 1-cycle penalty.

The penalty can be resolved by delayed branches or through a *branch target buffer*. A branch target buffer is a structure that caches the destination PC or destination instruction for a branch. It is usually organized as a cache with tags, thus more costly than a simple prediction buffer.

The 2-bit dynamic prediction scheme uses only information about a particular branch. However, using information about both a local branch, and the global behavior of recently executed branches together yields greater prediction accuracy for the same number of prediction bits. This is a *correlating predictor*. A typical correlating predictor have two 2-bit predictors for each branch, with the choice between predictors made based on whether the last executed branch was taken or not. Thus, the global branch behavior can be thought as an




Figure 12: The final datapath and control

adding additional index bits for the prediction lookup.

A recent innovation in branch predicting is the use of tournament predictors. A tournament predictor uses multiple predictors, tracking, for each branch, which predictor yields the best results. A typical one might contain two predictions for each branch index: one based on local information and the other based on global branch behavior.

A selector would choose which predictor to use for any given prediction. The selector can operate similarly to a 1- or 2-bit predictor, favoring whichever of the two has been more accurate.

27 Exceptions

Control is the most challenging aspect of processor design: it is both the hardest part to get right and the hardest part to make fast. One of the hardest parts of control is implementing exceptions and interrupts.

An exception, also called *interrupt*, is an unscheduled event that disrupts program execution; used to detect overflows. An *interrupt* is an exception that comes from outside of the processor. Initially created to handle unexpected

events from within the processor, like arithmetic overflow.

Detecting exceptional conditions and taking the appropriate action is often on the critical timing path of a processor, which determines the clock cycle time and thus performance.

Without proper attention to exceptions during design of the control unit, attempts to add exceptions to a complicated implementation can significantly reduce performance, as well as complicate the task of getting the correct design.

27.1 How Exceptions Are Handled in the MIPS Architecture

The basic action that the processor must perform when an exception occurs is to save the address of the offending instruction in the *exception program* counter (EPC) and then transfer control to the operating system at some specified address.

The operating system (OS) can then take the appropriate action, which may involve providing some service to the user program, taking some predefined action in response to an overflow, or stopping the execution of the program and reporting an error.

After performing the correct action is required due to the exception, the OS can terminate the program or may continue its execution, using the EPC to determine where to restart the execution of the program.

For the OS to handle an exception, it must know the reason and the instruction that cause it.

Two main methods to communicate the reason for an exception:

- 1. Include a status register (called the *Cause Register*), which holds a field that indicates the reason for the exception.
- 2. Use *vectored interrupts*. In a vectored interrupt, the address to which control is transferred is determined by the cause of the exception. Ex. Type: undefined instruction; Vector address: 8000 0000_{hex}

The OS knows the reason for the exception by the address at which it is initiated. The addresses are separated by 32 bytes or eight instructions, and the OS must record the reason for the exception and may perform some limited processing in this sequence.

When the exception is not vectored, a single entry point for all exceptions can be used, and the OS decodes the status register to find the cause.

Two additional registers must be added to the MIPS implementation we have so far:

EPC A 32-bit register used to hold the address of the affected instruction. Such a register is needed even when exceptions are vectored.

Cause A register used to record the cause of the exception. In the MIPS architecture, this register is 32 bits, although some bits are unused.

27.2 Exceptions in a Pipelined Implementation

A pipelined implementation treats exceptions as another form of control hazard. We will use the same mechanism used for taken branches, but this time the exception causes the deasserting of control lines.

When dealing with branch mis-predict, the instruction in the IF stage is flushed by turning it into a *nop*.

To flush instructions in the ID stage, we use the multiplexer already in the ID stage that zeros control signals for stalls. A new control signal, called *ID.Flush*, is ORed with the stall signal from the hazard detection unit to flush during ID.

To flush instruction in the EX stage, a new signal called *EX.Flush* is used to cause new multiplexers zero the control lines.

Then we start fetching instructions from location $8000~0180_{hex}$, which is the MIPS exception address, we simply add an additional input to the PC multiplexer to send the address to the PC.

Many exceptions require that we eventually complete the instruction that caused the exception as if it executed normally. The easiest way to do this is to flush the instruction and restart it from the beginning after the exception is handled.

The final step is to save the address of the offending instruction in the exception program counter (EPC). In reality, we save the address + 4, so the exception handling the software routine must subtract 4 from the saved value.

Multiple exceptions can occur simultaneously in a single clock cycle. The solution is to prioritize the exceptions so that it is easy to determine which is serviced first. In most MIPS implementations, the hardware sorts exception




Figure 13: The datapath with controls to handle exceptions

so that the earliest instruction is interrupted.

I/O device requests and hardware malfunctions are not associated with a specific instruction, so that implementation has some flexibility as to when to interrupt the pipeline.

The EPC (exception program counter) captures the address of the interrupted instructions, and the MIPS Cause Register records all possible exceptions in a clock cycle, so the exception software must match the exception to the instruction. An important clue is knowing in which pipeline stage a type of exception can occur.

Exceptions are collected in the Cause Register in a pending exception field so that the hardware can interrupt based on later exceptions, once the earliest one has been serviced.

27.3 Hardware/Software Interface

The hardware and the OS must work together so that exceptions behave as expected.

The hardware contract is normally to stop the offending instruction in midstream, let all prior instructions complete, flush all following instructions, set a register to show the cause of the exception, save the address of the offending instruction, and then jump to a prearranged address.

The OS contract is to look at the cause of the exception and act appropriately. For an undefined instruction, hardware failure, or arithmetic overflow exception, the operating system typically terminates the program and returns an indicator of the reason.

For an I/O device request or an OS service call, the system saves the state of the program, performs the desired task, and, at some point in the future, restores the program to continue execution. We often choose to run another task before resuming the task that requested the I/O, since that task may often not be able to proceed until the I/O is complete.

Exceptions are why the ability to save and restore the state of any task is critical.

The difficulty of always associating the correct exception with the correct instruction in pipelined computers has led some computer designers to relax this requirement in noncritical cases. Such processors are said to have *imprecise interrupts* or *imprecise exceptions*, which are interrupts/exceptions that are not associated with the exact instruction that was the cause.

MIPS and the vast majority of computers today support *precise interrupts* or *precise exceptions*, which are interrupts/exceptions that are associated with the correct instruction.

28 Introduction to Large and Fast: Exploiting Memory Hierarchy

The *principle of locality* states that programs access a relatively small portion of their address space at any instant of time.

There are two different types of locality:

- 1. **Temporal Locality** (locality in time): if an item is referenced, it will tend to be referenced again soon.
- 2. **Spatial Locality** (locality in space): if an item is referenced, items whose addresses are close by will tend to be referenced soon.

Locality in programs arises from simple and natural program structures. For example, most programs contain loops, so instructions and data are likely to be accessed repeatedly, showing high amounts of temporal locality. In addition, those instructions are normally accessed sequentially, programs also show high spatial locality.

We can take advantage of the principle of locality by implementing the memory of computer as a *memory hierarchy*. A memory hierarchy consists of multiple levels of memory with different speeds and sizes. The faster memories are more expensive per bit than the slower memories and thus are smaller. As distance from the processor increases, the size of the memories and the access time both increases.

The data is similarly hierarchical: a level closer to the processor is generally a subset of any level further away, and all the data is stored at the lowest level (hard disk). A memory hierarchy can consist of multiple levels, but data is copied between only two adjacent levels at a time, so we can focus out attention on just two levels. The upper level—the closer to the processor—is smaller and faster than the lower level, since the upper level uses technology that is more expensive. The minimum unit of information that can be either present or not present in the two-level hierarchy is called a block or a line.

If the data requested by the processor appears in some block in the upper level, this is a *hit*.

If the data is not found in the upper level, the request is called a miss. Th lower level in the hierarchy is then accessed to retrieve the block containing the requested data.

The hit rate, or hit ratio, is the fraction of memory accesses found in the upper

level; it is often used as a measure of the performance of the memory hierarchy. The $miss\ rate\ (1-hit\ rate)$ is the fraction of memory access not found in the upper level.

Performance is the major reason for having a memory hierarchy, the time to service hits and misses is important.

Hit time is the time to access the upper level of the memory hierarchy, which includes the time needed to determine whether the access is a hit or a miss.

The *miss penalty* is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor.

Since the upper level is smaller and built using faster memory parts, the hit time will be much smaller than the time to access the next level in the hierarchy, which is the major component of the miss penalty.

29 Memory Technologies

There are four primary technologies used in memory hierarchies.

Main memory is implemented from DRAM (dynamic random access memory), while levels closer the processor (caches) uses SRAM (static random access memory).

DRAM is less costly per bit than SRAM, although it is substantially slower. The price difference arises because DRAM uses significantly less area per bit of memory, and DRAMs thus have larger capacity for the same amount of silicon.

29.1 SRAM Technology

SRAMs are simply integrated circuits that are memory arrays with (usually) a single access port that can provide either a read or a write.

SRAMs have a fixed access time to any datum, though read and write access times may differ.

SRAMs don't need to refresh and so the access time is very close to the cycle time.

SRAMs typically use six to eight transistors per bit to prevent the information from being disturbed when read.

SRAM needs only minimal power to retain the charge in standby mode.

29.2 DRAM Technology

In a SRAM, as long as power is applied, the value can be kept indefinitely. In a dynamic RAM, the value kept in a cell is stored as a charge in a capacitor. A single transistor is then used to access this stored charge, either to read the value or to overwrite the charge stored there.

Because DRAMs use only a single transistors per bit of storage, they are much denser and cheaper per bit than SRAM.

As DRAMs store the charge on a capacitor, it cannot be kept indefinitely and must periodically be refreshed. Hence this memory structure is dynamic, as opposed to the static storage in an SRAM cell.

To refresh the cell, we merely read its contents and write it back. The charge can be kept for several ms. If every bit had to be read out of the DRAM and then written back individually, the DRAM would be constantly refreshed, leaving no time to access it.

DRAMs use a two-level decoding structure, which allows the ability to refresh an entire *row* (which shares a word line) with a read cycle followed immediately by a write cycle.

The row organization that helps with refresh also helps with performance. To improve performance, DRAMs buffer rows for repeated access. The buffer acts like a SRAM; by changing the address, random bits can be accessed in the buffer until the next row access. This capability improves the access time significantly, since the access time to bits in the row is much lower. When the row is in the buffer, it can be transferred by successive addresses at whatever the width of the DRAM is, or by specifying a block transfer and the starting address within the buffer.

To further improve the interface to processors, DRAMs added clocks which is called Synchronous DRAMs or SDRAMs. The advantage is that the use of a clock eliminates the time for the memory and processor to synchronize. The speed advantage of synchronous DRAMs come from the ability to transfer the bits in the burst without having to specify additional address bits. Instead, the clock transfer the successive bits in a burst.

Double Data Rate (DDR) SDRAM is the fastest currently available. Data transfer on both the rising and falling edge of the clock, thereby getting twice as much bandwidth based on the clock rate and the data width.

Sustaining the bandwidth requires clever organization inside the DRAM. The

DRAM can be internally organized, instead of just a faster row buffer, to read or write from multiple *banks*, which each having its own row buffer. Sending an address to several banks permits them all to read or write simultaneously. The rotating access scheme is called *address interleaving*.

Memory for servers are commonly sold on small boards called *dual inline memory modules* (DIMMs). SIMMs typically contain 4 to 16 DRAMs, and they are normally organized to be 8 bytes wide for server systems.

29.3 Flash Memory

Flash memory is a type of electrically erasable programmable read-only memory (EEPROM).

Unlike disks and DRAM, writes can wear out flash memory bits. To cope with such limits, most flash products include a controller to spread the writes by remapping blocks that have been written many times to less trodden blocks; this is called wear leveling. Wear leveling lowers the potential performance of flash, but is is needed unless higher-level software monitors block wear. Flash controllers that perform wear leveling can also improve yield by mapping out memory cells that were manufactured incorrectly.

29.4 Disk Memory

A magnetic hard disk consists of a collection of platters, which rotate on a spindle at 5,400 to 15,000 revolutions per minute.

To read and write information on a hard disk, a movable arm containing a small electromagnetic coil called a *read-write head* is located just above each surface. The entire drive is permanently sealed to control the environment inside the drive, which, in turn, allows the disk heads to be much closer to the drive surface.

Each disk surface is divided into concentric circles, called *tracks*. These are typically tens of thousands of tracks per surface. Each track is in turn divided into *sectors* that contain the information; each track may have thousands of sectors.

Sectors are usually 512 to 4096 bytes in size. The sequence recorded on the magnetic media is a sector number, a gap, the information for that sector including error correction code, a gap, the sector number of the next sector, and so on.

29.4.1 Accessing Data in a Hard Disk

To access data, the OS must direct the disk through a three-stage process.

The first step is to position the head over the proper track. This operation is called a *seek*, and the time to move the head to the desired track is called the *seek time*.

Once the head has reached the correct rack, we must wait for the desired sector to rotate under the read/write head. This time is called the *rotational latency* or *rotational delay*. The average latency to the desired information is halfway around the disk.

The last component of a disk access, *transfer time*, is the time to transfer a block of bits. The transfer time is a function of the sector size, the rotation speed, and the recording density of a track.

30 The Basics of Caches

Cache represents the level of memory hierarchy between the processor and main memory. Cache is also used to refer to any storage managed to take advantage of locality of access.

The simplest way to assign a location in the cache for each word in memory is to assign the cache location based on the *address* of the word in memory. This cache structure is called *direct-mapped*, since each memory location is mapped directly to exactly one location in the cache.

The typical mapping between addresses and cache locations for a direct-mapped cache is usually simple. Almost all direct-cache mapped caches uses the following mapping to find a block:

(Block address) modulo (Number of blocks in the cache)

Each cache location can contain the contents of a number of different locations, but how do we know whether a requested word is in the cache or not? Thus, a set of *tags* is added to the cache. The tags contain the address information required to identity whether a word in the cache corresponds to the requested word. The tag needs only to contain the upper portion of the address, corresponding to the bits that are not sued as an index into the cache.

Architects omit the index bits due to redundancy, since by definition the index

field of any address of a cache block must be that block number.

We also need a way to recognize that a cache block does not have valid information. The most common method is to add a *valid bit* to indicate whether an entry contains a valid address. If the bit is not set, there cannot be a match for this block.

Caching is possibly the most important example of the big idea of *prediction*. It relies on the principle of locality to try to find the desired data in the higher levels of the memory hierarchy, and provides mechanisms to ensure that when the prediction is wrong it finds and uses the proper data from the lower levels of memory hierarchy. The hit rates of the cache prediction on modern computers are often higher than 95%.

30.1 Accessing a Cache

Suppose we have the following example of nine memory references to an empty eight-block cache. Since there are eight blocks in the cache, the lower-order three bits of an address give the block number:

| Decimal Address | Binary Address | Hit or Miss | Assigned Cache |
|-----------------|------------------------|-------------|--|
| 22 | 10110_{two} | miss | $(10110_{\text{two}} \mod 8) = 110_{\text{two}}$ |
| 26 | 11010_{two} | miss | $(11010_{\text{two}} \mod 8) = 010_{\text{two}}$ |
| 22 | 10110_{two} | hit | $(10110_{\text{two}} \mod 8) = 110_{\text{two}}$ |
| 26 | 11010_{two} | hit | $(11010_{\text{two}} \mod 8) = 010_{\text{two}}$ |
| 16 | 10000_{two} | miss | $(10000_{\text{two}} \mod 8) = 000_{\text{two}}$ |
| 3 | 00011_{two} | miss | $(00011_{\text{two}} \mod 8) = 011_{\text{two}}$ |
| 16 | 10000_{two} | hit | $(10000_{\text{two}} \mod 8) = 000_{\text{two}}$ |
| 18 | 10010_{two} | miss | $(10010_{\text{two}} \mod 8) = 010_{\text{two}}$ |
| 16 | 10000_{two} | hit | $(10000_{\text{two}} \mod 8) = 000_{\text{two}}$ |

Since the cache starts empty, several of th first references are missed.

Also, the 8th reference results in a conflicting demand for a block. Hence, the word $10010_{\rm two}$ must replace the word at block $010_{\rm two}$. This behavior allows a cache to take advantage of temporal locality: recently referenced words replace less recently referenced words. In a direct-mapped cache, there is only place to put the newly requested item and hence only one choice of what to replace.

We know where to look in the cache for each possible address: the low-order bits of an address can be used to find the unique cache entry to which the address could map. A referenced address is divided into

- A tag field, which is used to compare with the value of the tag field of the cache
- A cache index, which is used to select the block

The index of a cache block, together with the tag contents of that block, uniquely specifies the memory address of the word contained in the cache block. Since the index field is used as an address to reference the cache, and because an n-bit field has 2^n values, the total number of entries in a direct-mapped cache must be a power of 2.

In MIPS, words are aligned to multiples of four bytes, the least significant two bits of every address specify a byte within a word. Thus, the least significant two bits are ignored when selecting a word in the block (two rightmost 2 bits in 32 bits).

The total number of bits needed for a cache is a function of the cache size and the address size, because the cache includes both the storage for the data and the tags. The size of the block is normally several words.

Suppose we have the following situation:

- 32-bit addresses
- A direct-mapped cache
- The cache size is 2^n blocks, so n bits are used for the index
- The block size is 2^m words $(2^{m+2}$ bytes), so m bits are used for the word within the block, and two bits are used for the byte part of the address

the size of the tag field is

$$32 - (n + m + 2)$$

The total number of bits in a direct-mapped cache is

$$2^n \times (\text{block size} + \text{tag size} + \text{valid field size})$$

The block size is 2^m words $(2^{m+5}$ bits), and we need 1 bit for the valid field, the number of bits in such a cache is

$$2^{n} \times (2^{m} \times 32 + (32 - n - m - 2) + 1) = 2^{n} \times (2^{m} \times 32 + 31 - n - m)$$

Although that is the actual size in bits, the naming convention is to exclude the size of the tag and valid field and to count only the size of the data. For instance, a cache that holds 1024 words is called a 4 KiB cache.

Large blocks exploit spatial locality to lower miss rates. The miss rate may go up eventually if the block size becomes a significant fraction of the cache size, because the number of blocks that can be held in the ache will become small, and there will be a great deal of competition for those blocks. Thus resulting in a block being bumped out of the cache before many of its words are accessed. Spatial locality among the words in a block decreases with a very large block; consequently, the benefits in the miss rate become smaller.

Another issue with increasing the block size is that the cost of a miss increases. The penalty for missing is determined by the time required to fetch the block from the next lower level of the hierarchy and load it into the cache. The time to fetch the block has two parts: the latency to the first word and the transfer time for the rest of the block. Unless the memory system is changed, the transfer time—and hence the miss penalty— will likely increase as the blocks become larger. Resulting in the increase in the miss penalty overwhelming the decrease in the miss rate for blocks that are too large, which leads to decreases in cache performance.

30.2 Handling Cache Misses

A cache miss is a request for data from the cache that cannot be filled because the data is not present in the cache. The control unit must detect a miss and process the miss by fetching the requested data from memory. If the cache reports a hit, the computer continues using the data as if nothing happened.

The cache miss handling is done in collaboration with the processor control unit and with a separate controller that initiates the memory access and refills the cache. The processing of a cache miss creates a pipeline stall as opposed to an interrupt, which would require saving the state of all registers. For a miss, we can stall the entire processor while we wait for memory. Note that more sophisticated out-of-order processors can allow execution of instructions while waiting for a cache miss.

Steps to be taken on an instruction cache miss:

1. Send the original PC value (current PC - 4) to the memory

- 2. Instruct main memory to perform a read and wait for the memory to complete its access
- 3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address (from the ALU) into the tag field, and turning the valid bit on
- 4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache

On a cache data miss, stall the processor until the memory responds with the data.

30.3 Handling Writes

The simplest way to keep the main memory and the cache consistent is always to write the data into both the memory and the cache; This is the *write-through* scheme.

The other key aspect of writes is what occurs on a write miss. We first fetch the words of the block from memory. After the block is fetched and placed into the cache, we can overwrite the word that caused the miss into the cache block. We can also write the word to main memory using the full address.

With a write-through scheme, every write causes the data to be written to main memory. These writes take a long time and could slow down the processor considerably. Hence, this method does not provide very good performance.

A solution to this inefficiency to use a write buffer. The buffer stores the data while it is waiting to be written to memory. After writing the data into the cache and into the write buffer, the processor can continue execution. When a write to main memory completes, the entry in the write buffer is freed. If the buffer is full upon a new write, the processor must stall until there is an empty position in the buffer.

If the rate of memory completing writes is less than the rate the processor is generating new writes, no amount of buffer will suffice since writes are being generated much faster than the memory can accept them.

When writes occur in bursts, stalls can still occur regardless of the rate of writes being generated vs. rate of memory accepting writes. To compensate for this, processors usually increase the depth of the write buffer beyond a single entry.

The alternative to a write-through scheme is a scheme named write-back. It handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced.

This scheme can improve performance, especially when processors can generate writes as fast or faster than the writes can be handled by the main memory; is it however more complex to implement than write-through.

Extra Elaboration:

Writes introduce several complications into caches that are not present for reads. Some of them are: the policy on write misses and efficient implementation of writes in write-back caches.

Consider a miss in a write-through cache. The most common strategy is to allocate a block in the cache, called *write allocate*. The block is fetched from memory and then the appropriate portion of the block is overwritten. An alternative strategy is to update the portion of the block in memory but not put it in the cache, called *no write allocate*. The motivation is that sometimes programs write entire blocks of data, such as when the operating system zeros a page of memory. In such cases, the fetch associated with the initial write miss may be unnecessary. Some computers allow the write allocation policy to be changed on a per page basis.

Actually implementing stores efficiently in a cache that uses a write-back strategy is more complex than in a write-through cache. A write-through cache can write the data into the cache and read the tag; if the tag mismatches, then a miss occurs. Because the cache is write-through, the overwriting of the block in the cache is not catastrophic, since memory has the correct value. In a write-back cache, we must first write the block back to memory if the data in the cache is modified and we have a cache miss. If we simply overwrote the block on a store instruction before we knew whether the store had hit in the cache (as we could for a write-through cache), we would destroy the contents of the block, which is not backed up in the next lower level of the memory hierarchy.

In a write-back cache, because we cannot overwrite the block, stores either require two cycles (a cycle to check for a hit followed by a cycle to actually perform the write) or require a write buffer to hold that data—effectively al-

lowing the store to take only one cycle by pipelining it. When a store buffer is used, the processor does the cache lookup and places the data in the store buffer during the normal cache access cycle. Assuming a cache hit, the new data is written from the store buffer into the cache on the next unused cache access cycle.

By comparison, in a write-through cache, writes can always be done in one cycle. We read the tag and write the data portion of the selected block. If the tag matches the address of the block being written, the processor can continue normally, since the correct block has been updated. If the tag does not match, the processor generates a write miss to fetch the rest of the block corresponding to that address.

Many write-back caches also include write buffers that are used to reduce the miss penalty when a miss replaces a modified block. In such a case, the modified block is moved to a write-back buffer associated with the cache while the requested block is read from memory. The write-back buffer is later written back to memory. Assuming another miss does not occur immediately, this technique halves the miss penalty when a dirty block must be replaced.

31 Measuring and Improving Cache Performance

CPU time can be divided into the clock cycles that the CPU spends executing the program and the clock cycles that the CPU spends waiting for the memory system.

```
CPU time =(CPU execution clock cycles + Memory-stall clock cycles)
× Clock cycle time
```

In real processors, the stalls generated by reads and writes can be complex, and accurate performance prediction usually requires very detailed simulations of the processor and memory system. For the sake of simplicity, we assume a simplified model of the memory system.

Memory-stall clock cycles can be defined as the following:

Memory-stall clock cycles = (Read-stall cycles + Write-stall cycles)

The read-stall cycles can be defined as the following:

$$\text{Read-stall cycles} = \frac{\text{Reads}}{\text{Program}} \times \text{Read miss rate} \times \text{Read miss penalty}$$

For a write-through scheme, there are two sources of write stalls: write misses, which usually require that we fetch the block before continuing the write, and write buffer stalls, which occur when the buffer is full when a write occurs. Thus, the cycles stalled for write can be defined as:

In most write-through cache organizations, the read and write miss penalties are the same (the time to fetch the block from memory). Then we can define memory-stall clock cycles as:

$$\label{eq:memory-stall} \text{Memory-stall clock cycles} = \frac{\text{Memory accesses}}{\text{Program}} \times \text{Miss rate} \times \text{Miss penalty}$$

Alternatively:

$$\label{eq:memory-stall} \text{Memory-stall clock cycles} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$$

Note that if hit time increases, the total time to access a word from the memory system will increase, possibly leading to an increase in the processor cycle time.

An example is increasing the cache size; a larger cache clearly has a longer access time. An increase in hit time likely adds another stage to the pipeline, since it may take multiple cycles for a cache hit. At some point the increase in hit time for a larger cache could dominate the improvement in hit rate, leading to a decrease in processor performance.

Average memory access time (AMAT) is the average time to access memory considering both hits and misses and the frequency of different accesses. It is used to examine alternative cache designs. It is defined as the following:

$$AMAT = Time for a hit + Miss rate \times Miss penalty$$

31.1 Reducing Cache Misses by More Flexible Placement of Blocks

Direct-mapped cache, where a block can be placed in exactly one location, is at one extreme in the range of schemes for placing blocks.

The other end of the extreme is a scheme where a block can be placed in any location in the cache; this is called *fully associative*, because a block in memory may be associated with any entry in the cache.

To find a given block, all the entries in the cache must be searched because a block can be placed in any one. To make the search practical, it is done in parallel with a comparator associated with each cache entry. These comparators drastically increase the hardware cost, effectively making fully associated placement practical only for caches with small number of blocks.

In between the two extremes is a scheme called *set associative*. In a set-associated cache, there are a fixed number of locations where each block can be placed.

A set-associated cache with n locations for a block is called a n-way set-associative cache. An n-way set-associative cache consists of a number of sets, each of which consists of n blocks. Each block in the memory maps to a unique set in the cache given by the index field, and a block can be placed in any element of that set. Thus, a set-associative placement combines direct-mapped placement and fully associative placement: a block is directly mapped into a set, and then all the blocks in the set are searched for a match.

In a set-associative cache, the set containing a memory block is given by:

(Block number) modulo (Number of sets in the cache)

Since the block may be placed in any element of the set, all the tags of all the elements of the set must be searched. Note that not all of the block in the cache must be searched for (like it has to be in a fully associated cache).

A direct-mapped cache can be interpreted as a one-way set-associated cache: each cache entry holds one block and each set has one element.

A fully associated cache with m entries is simply an m-way set-associative cache; it has one set with m blocks, and an entry can reside in any block within that set.

The advantage of increasing the degree of associativity is that it usually decreases the miss rate.

The main disadvantage, however, is a potential increase in the hit time.

31.2 Locating a Block in the Cache

Each block in a set-associative cache includes an address tag that gives the block address. The tag of every cache block within the appropriate set is checked to see if it matches the block address from the processor.

| Tag | Index | Block Offset | | |
|---|-------|--------------|--|--|
| The three portions of an address in a | | | | |
| set-associative or direct-mapped cache. | | | | |

The index value is used to select the set containing the address of interest, and the tags of all the blocks in the set must be searched. Since speed is important, all the tags in the selected set are searched in parallel. As in a fully associative cache, a sequential search would make the hit time of a set-associative cache too slow.

If the total cache size is kept the same, increasing the associativity increases the number of blocks per set, which is the number of simultaneous compares needed to perform the search in parallel: each increase by factor of 2 in associativity doubles the number of blocks per set and halves the number of sets. In addition, each factor-of-2 increase in associativity decreases the size of the index by 1 bit and increases the size of the tag by 1 bit. In a fully associative cache, there is effectively only one set, and all the blocks must be checked in parallel. Thus, there is no index, and the entire address, excluding the block offset, is compared against the tag of every block; the entire cache is searched without any indexing.

In a direct-mapped cache, only one comparator is needed, because the entry can be in only one block, and we access the cache simply by indexing.

In a 4-way set-associative cache, four comparators are needed, together with a 4-to-1 multiplexer to choose among the four potential members of the selected set. (See Section 31.2)

The cache access consists of indexing the appropriate set and then searching the tags of the set. The costs of an associative cache are the extra comparators and any delay imposed by having to do the compare and select from among the elements of the set.

The choice among direct-mapped, set-associative, or fully associative mapping in any memory hierarchy will depend on the cost of a miss vs. the cost of implementing associativity, both in time and in extra hardware.




Figure 14: Implementation of a four-way set-associative cache

31.3 Choosing Which Block to Replace

When a miss occurs in a direct-mapped cache, the requested block can go in exactly on position, and the block occupying that position must be replaced. In a set associative cache, there's the choice of where to place the requested block, and hence a choice of which block to replace.

In a set-associative cache, we must choose among the blocks in the selected set.

The most commonly used scheme is *least recently used* (LRU). In an LRU scheme, the block replaced is the once that has been unused for the longest time.

LRU replacement is implemented by keeping track of when each element in a set was used relative to the other elements in the set. For a two-way set-associative cache, tracking when the two elements were used can be implemented by keeping a single bit in each set and setting the bit to indicate an element whenever that element is referenced. As associativity increases, implementing LRU becomes harder.

31.4 Reducing the Miss Penalty Using Multilevel Caches

Most microprocessors support an additional level of caching to close the gap between fast clock rates of modern processors and the increasingly long time to access DRAMs. This second-level cache is normally on the same chip and is accessed whenever a miss occurs in the primary cache. If the second-level cache contains the desired data, the miss penalty for the first-level cache is much less than than the access time of main memory. If neither cache contains the data, a main memory access is required, and a larger miss penalty is incurred.

A two-level cache structure allows the primary cache to focus on minimizing hit time to yield a shorter clock cycle or fewer pipeline stages, while allowing the secondary cache to focus on miss rate to reduce the penalty of long memory access times.

The primary cache of a *multilevel cache* is often smaller, it may also use a smaller block size, to go with the smaller cache size and also to reduce the miss penalty.

In comparison, the secondary cache will be much larger than in a single-level cache, since the access time of the secondary cache is less critical. With a larger

total size, the secondary cache may use a larger block size than appropriate with a single-level cache. It often uses higher associativity than the primary cache given the focus of reducing miss rates.

31.5 Software Optimization via Blocking

When dealing with arrays, we can get good performance from the memory system if we store the array in memory so that accesses to the array are sequential in memory.

However if we're dealing with multiple arrays, with some arrays accessed by rows and some by columns. Storing the arrays row-by-row (row major order) or column-by-column (column major order) does not solve the problem because both rows and columns are used in every loop iteration.

Instead of operating on entire rows or columns of an array, *blocked* algorithm operate on sub-matrices or *blocks*. The goal is maximize accesses to the data loaded into the cache before the data are replaced; that is, improve temporal locality to reduce cache misses.

32 Dependable Memory Hierarchy

33 Notes and Things to Watch Out For

- When counting the number of clock cycles for a sequence of MIPS instructions, there is a "ramp up" time of 4 cycles to take into consideration.
- The access time to memory is typically > 100 processor cycles

34 To-do

- 1. Include Two's Complement
- 2. Add tri-state buffers and its uses