

Transistor circuits basics

Nikolai Poliakov

(polyakov_n_a@itmo.ru)

Introduction




What is a transistor?

A *transistor* is a semiconductor device used to amplify or switch electronic signals and electrical power (WikipediA).

The *transistor* is the most important example of an "active" component!

Transistors are used in almost every electric circuit you can imagine. For example, you find transistors in switching circuits, amplifier circuits, oscillator circuits, current source circuits, voltage- regulator circuits, power- supply circuits, digital logic ICs, and almost any circuit that uses small control signals to control larger currents.





ITMO

Field-effect transistor

A field-effect transistor is a semiconductor device in which the amount of current flowing through a conductive channel is controlled by the field generated by the voltage at the control electrode.




Martin "John" M. Atalla






Classification of transistors






JFETs

ITMO





Water analogs of the JFET

N-CHANNEL JFET WATER ANALOGY




P-CHANNEL JFET WATER ANALOGY












JFETs operation

ITMO









JFET Characteristics

ITMO




Transconductance characteristic



Transconductance characteristic







Output Characteristics or "drain" characteristic of a JFET

ohmic region:

$$I_D = K(2(U_{GS} - U_P)U_{DS} - U_{DS}^2)$$
 $K = \frac{I_{DSS}}{U_P^2}$

saturation area:

$$U_{DS} \ge U_{GS} - U_P$$
 $I_D = K(2(U_{GS} - U_P)U_{DS} - U_{DS}^2)$ I_D


$$U_{DS} = U_{GS} - U_P$$
 $I_D = K(U_{GS} - U_P)^2$

cutoff area:

$$U_{GS} = U_{DS} + U_P \qquad I_D = KU_{DS}^2$$


$$U_{GS} < U_P \qquad I_D \approx 0$$


$$a_E = \frac{\Delta I_D}{2}$$



ITMO

MOSFET








Schematic illustration of HfO 2-top-gated monolayer MoS 2 FET device. Optical image of a CMOS device. The device consists of one FET and defined by three gold leads that serve as gate, source and drain contacts.

MOSFET

ITMO









n-channel Depletion-type MOSFET











n-channel Enhancement-type MOSFET





p-channel Enhancement-type MOSFET







Region of MOSFET Operation


Kind of MOSFET	Region of Operation		
	Cut-Off	Ohmic/Linear	Saturation
n-channel Enhancement-type	$V_{GS} < V_{T}$	$V_{GS} > V_{T}$ and $V_{DS} < V_{P}$	$V_{GS} > V_{T}$ and $V_{DS} > V_{P}$
p-channel Enhancement-type	$V_{GS} > -V_{T}$	$V_{GS} < -V_T$ and $V_{DS} > -V_P$	$V_{GS} < -V_{T}$ and $V_{DS} < -V_{P}$
n-channel Depletion-type	$V_{GS} < -V_{T}$	$V_{GS} > -V_{T}$ and $V_{DS} < V_{P}$	$V_{GS} > -V_{T}$ and $V_{DS} > V_{P}$
p-channel Depletion-type	$V_{GS} > V_{T}$	$V_{GS} < V_{T}$ and $V_{DS} > -V_{P}$	$V_{GS} < V_{T}$ and $V_{DS} < -V_{P}$

FET configuration basics










FET CONFIGURATION	COMMON GATE	COMMON DRAIN (SOURCE FOLLOWER)	COMMON SOURCE
Voltage gain	High	Low	Medium
Current gain	Low	High	Medium
Power gain	Low	Medium	High
Input resistance	Low	High	Medium
Output resistance	High	Low	Medium
Input / output phase relationship	0°	0°	180°


Comparison FET

ITMO



Type FET	n-channel	p-channel
Enhancement-type MOSFET	$\begin{array}{l} U_{th} > 0 \\ U_{GS} > U_{th} \\ U_{DS} > 0 \\ I_D > 0 \end{array}$	$\begin{array}{l} U_{th} < 0 \\ U_{GS} < U_{th} \\ U_{DS} < 0 \\ I_{D} < 0 \end{array}$
Depletion-type MOSFET	$\begin{array}{l} U_{th} < 0 \\ U_{GS} > U_{th} \\ U_{DS} > 0 \\ I_D > 0 \end{array}$	$\begin{array}{l} U_{th} > 0 \\ U_{GS} < U_{th} \\ U_{DS} < 0 \\ I_D < 0 \end{array}$
JFET	$\begin{array}{l} U_{th} < 0 \\ U_{th} < U_{GS} < 0 \\ U_{DS} > 0 \\ I_D > 0 \end{array}$	$\begin{array}{l} U_{th} > 0 \\ 0 < U_{GS} < U_{th} \\ U_{DS} < 0 \\ I_{D} < 0 \end{array}$

ITMO



When the temperature rises

- the drain current is proportional to the mobility of free main charge carriers
- the mobility of free majority charge carriers decreases

- the band gap in semiconductors decreases
- the height of the potential barrier decreases
- the width of the p-n junction decreases
- the depth of penetration of the depleted growth into the conducting channel decreases



there is a decrease in drain current with increasing temperature




for field-effect transistors with a control p-n-junction channel current increases

Equivalent circuit of the MOSFET




Small-signal models



 $I_D = \frac{K_n}{2} \left(V_{GS} - V_{TN} \right)^2 \left(1 + \lambda V_{DS} \right)$

Large-signal models



Transconductance:

$$g_{m} = \frac{2I_{D}}{V_{CS} - V_{TN}} = \sqrt{2K_{n}I_{D}}$$

Output resistance:

$$r_o = \frac{1}{g_o} = \frac{1 + \lambda V_{DS}}{\lambda I_D} \cong \frac{1}{\lambda I_D}$$

Transconductance:

$$g_m = \frac{\Delta I_D}{\Delta V_{DS}} = \frac{1}{R_{DS}}$$

It is the ratio of change in drain current to the change in gate source voltage at constant drain source voltage.


Output resistance:

$$r_o = \frac{1}{g_o} = \frac{1 + \lambda V_{DS}}{\lambda I_D} \cong \frac{1}{\lambda I_D}$$


It is the ratio of change in AC drain source voltage to the change in AC drain current at constant gate source voltage I_D - drain current, A U_{GS} - voltage gate-source, V U_{DS} - voltage drain-sources, V R_{DS} - channel resistance, Ohm U_P - cut-off voltage (ID = 0), V I_{DSS} - initial saturation current, $1/\lambda$ - Early Voltage for FET, V $K = \frac{I_{DSS}}{I_{I-}^2}$

Comparison BJT and FET

Current-controlled amplifiers



Voltage-controlled amplifiers



Advantages of FET

High input impedance (M Ω)

Temperature stable than BJT

Smaller than BJT

Can be fabricated with fewer processing

BJT is bipolar – conduction both hole and

electron

FET is unipolar – uses only one type of current

carrier

Less noise compare to BJT


Usually use as logic switch


Disadvantages of FET

Easy to damage compare to BJT

Parasitic bipolar transistor in the MOSFET







In the manufacture of powerful MOS transistors, a "parasitic" bipolar transistor appears in their structure. In order to neutralize its influence, the substrate is short-circuited with the source. This is equivalent to shorting the base and emitter of the parasitic transistor. As a result, the voltage between the base and the emitter of the bipolar transistor will never reach the required voltage for it to open (about 0.6V is required for the PN junction inside the device to begin to conduct)


The main parameters of FET


I_{dmax} is the maximum drain current at which there is no thermal breakdown of the transistor structure; U_{DSOmax} - maximum drain - source voltage, at which no breakdown of the transistor structure occurs (measured at UGS = 0); U_{GSmax} - maximum gate - source voltage, at which no breakdown of the insulating layer between the gate and the channel occurs; I_{Smax} - maximum reverse diode current; P_{dmax} - maximum power dissipation; I_{DSSmax} - drain leakage current in cutoff mode;

```
I<sub>GSSF</sub> - gate current forward;
I<sub>GSSB</sub> - gate reverse current;
U<sub>GST</sub> - gate-source threshold voltage;
g<sub>f</sub> is the slope of the transfer
characteristic:
R<sub>ONmim</sub> - minimum drain-to-source
resistance in the ohmic region;
C<sub>GS</sub> - gate - source capacitance;
C<sub>GD</sub> - capacitance gate - drain;
Q<sub>GS</sub> - charge of the gate - source
capacitance;
Q<sub>GD</sub> - charge capacitance gate - drain;
t<sub>r</sub> is the transistor unlocking time;
t<sub>f</sub> - transistor turn-off time.
```

IGBT-Insulated Gate Bipolar transistor

ITMO





IGBT combines the advantages of two main types of transistors:

from MOSFET:

- ✓ high input impedance
- ✓ low control power
- √ voltage control

from bipolar transistors:

- √ low on-state residual voltages
- ✓ witching characteristics and conductivity
- ✓ low losses in the open state at high currents and high voltages;


IGBT comparison table


Device characteristic	Power bipolar	Power MOSFET	IGBT
Voltage rating	High <1 kV	High <1 kV	Very high >1 kV
Current rating	High <500 A	High >500 A	High >500 A
Input drive	Current ratio h _{FE} ~ 20–200	Voltage V _{GS} ~ 3–10 V	Voltage V _{GE} ~ 4–8 V
Input impedance	Low	High	High
Output impedance	Low	Medium	Low
Switching speed	Slow (µs)	Fast (ns)	Medium
Cost	Low	Medium	High



Q-point

ITMO





The value of collector emitter voltage at any given time will be

$$V_{CE} = V_{CC} - I_C R_C$$

(A) When collector-emitter voltage VCE = 0, the collector current is maximum and is equal to $I_{CMAX} = {}^{V_{CC}}/{}_{R_{C}}$

(B) When the collector current $I_C=0$, then collector-emitter voltage is maximum and is equal to $V_{CE}=V_{CC}-I_CR_C=V_{CC}$






- 1. Base Bias or Fixed Current Bias
- It is not a very satisfactory method because bias voltages and currents do not remain constant during transistor operation.
- 2. Base Bias with Emitter Feedback
- This circuit achieves good stability of dc operating point against changes in β with the help of emitter resistor which causes degeneration to take place.
- 3. Base Bias with Collector Feedback
- It is also known as collector-to-base bias or collector feedback bias. It provides better bias stability.
- 4. Base Bias with Collector And Emitter Feedbacks
- It is a combination of (2) and (3) above.
- 5. Emitter Bias with Two Supplies
- This circuit uses both a positive and a negative supply voltage. Here, base is at approximately 0 volt i.e. $V B \cong 0$.
- 6. Voltage Divider Bias
- It is most widely used in linear discrete circuits because it provides good bias stability. It is also called universal bias circuit or base bias with one supply.

Fixed Base Biasing a Transistor

ITMO



```
V_{C} = V_{CC} - (I_{C}R_{C})
V_{CE} = V_{C} - V_{E}
V_{E} = 0v
V_{B} = V_{BE}
I_{B} = \frac{V_{CC} - V_{BE}}{R_{B}}
I_{C} = \beta_{(DC)}I_{B}
I_{E} = (I_{C} + I_{B}) \cong I_{C}
```

Usage:

Due to the inherent drawbacks, fixed bias is rarely used in linear circuits (i.e., those circuits which use the transistor as a current source). Instead, it is often used in circuits where transistor is used as a switch.


Advantages:

- ✓ Operating point can be shifted easily anywhere in the active region by merely changing the base resistor (RB).
- ✓ A very small number of components are required.

Disadvantages:

- ✓ Poor stabilization
- High stability factor(S=+1 because I_B is constant so $dI_B/dI_C=0$), hence prone to thermal runaway

Collector Feedback Biasing a Transistor



Usage:


The feedback also decreases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the gain reduction from feedback, this biasing form is used only when the trade-off for stability is warranted.

Advantages:

- ✓ Better stabilization compared to fixed bias
- Disadvantages:
- ✓ This circuit provides negative feedback which reduces the gain of the amplifier.

Dual Feedback Transistor Biasing






$$\begin{split} &V_{C} = V_{CC} - R_{C}(I_{C} + I_{B1}) \\ &V_{E} = 0 V \\ &V_{B} = V_{BE} \\ &I_{RB2} = \frac{V_{B}}{R_{B2}} \\ &I_{RB1} = I_{B} + I_{RB2} = \frac{V_{C} - V_{B}}{R_{B1}} \\ &I_{C} = \beta_{(DC)}I_{B} \\ &I_{E} = (I_{C} + I_{B}) \cong I_{C} \end{split}$$

Advantages:

✓ Self biasing configuration is that the two resistors provide both automatic biasing and R_f feedback at the same time 38

Voltage Divider Transistor Biasing





$$\begin{split} &V_{C} = V_{CC} - R_{C}I_{C} = \left(V_{E} + V_{CE}\right) \\ &V_{E} = I_{E}R_{E} = V_{B} - V_{BE} \\ &V_{CE} = V_{C} - V_{E} = V_{CC} - \left(I_{C}R_{C} + I_{E}R_{E}\right) \\ &V_{B} = V_{BE} + V_{E} = V_{RB2} = \left(\frac{R_{B2}}{R_{B1} + R_{B2}}\right)V_{CC} \\ &I_{B2} = \frac{V_{B}}{R_{B2}} \\ &I_{B1} = I_{B} + I_{B2} = \frac{V_{CC} - V_{B}}{R_{B1}} \\ &R_{B} = \frac{R_{B1} \times R_{B2}}{R_{B1} + R_{B2}} \quad I_{B} = \frac{V_{B} - V_{BE}}{R_{B} + (1 + \beta)R_{E}} \\ &I_{C} = \beta_{(DC)}I_{B} \quad I_{E} = I_{C} + I_{B} = \frac{V_{E}}{R_{E}} \end{split}$$

This voltage divider biasing configuration is the most widely used transistor biasing method.


Advantages:

If
$$I_C \uparrow \Rightarrow I_E \uparrow \Rightarrow V_{RE} \uparrow \Rightarrow V_{BE} \downarrow \Rightarrow I_B \downarrow \Rightarrow I_C \downarrow$$


In this kind of biasing, I_C is resistant to the changes in both β as well as V_{BE} , which results in a stability factor of 1 (theoretically), the maximum possible thermal stability.




Fixed-Bias Configuration



Self-Bias Configuration



Voltage-Divider Bias



$$I_G = 0 A$$
$$I_{R1} = I_{R2}$$


V_G is equal to the voltage across divider resistor R₂:

$$V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_G - I_D R_S$$

D-Type MOSFET Bias Circuits


Depletion-type MOSFET



Depletion-type MOSFET bias circuits are similar to those used to bias JFETs. The only difference is that depletion-type MOSFETs can operate with positive values of V_{GS} and with I_D values that exceed I_{DSS} .

Feedback Bias Circuit

Enhancement-type MOSFET



The transfer characteristic for the etype MOSFET is very different from that of a simple JFET or the d-type MOSFET. So:

$$I_{D} = k(V_{GS} - V_{GS(Th)})^{2}$$


$$I_{G} = 0 \text{ A}$$

$$V_{RG} = 0 \text{ V}$$

$$V_{DS} = V_{GS}$$

$$V_{GS} = V_{DD} - I_{D}R_{D}$$

Voltage-Divider Biasing



$$V_{G} = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_{G} - I_{D}R_{S}$$

$$V_{DS} = V_{DD} - I_{D}(R_S + R_D)$$

FET Bias Configurations. Part 1



Type	Configuration	Pertinent Equations	Graphical Solution
JFET Fixed-bias	V_{GG}	$V_{GS_{Q}} = -V_{GG}$ $V_{DS} = V_{DD} - I_{D}R_{S}$	$\begin{array}{c c} I_D \\ I_{DSS} \\ \hline V_P \ V_{GG} \ 0 & V_{GS} \end{array}$
JFET Self-bias	R_G	$V_{GS} = -I_D R_S$ $V_{DS} = V_{DD} - I_D (R_D + R_S)$	$Q\text{-point} \longrightarrow \begin{array}{c c} I_D & \\ I_{DSS} & \\ \hline & -I'_D & \\ \hline & V_P _{V'_{GS}} & 0 & V_{GS} & \\ \end{array}$
JFET Voltage-divider bias	$R_1 = R_D$ $R_2 = R_S$	$V_{G} = \frac{R_{2}V_{DD}}{R_{1} + R_{2}}$ $V_{GS} = V_{G} - I_{D}R_{S}$ $V_{DS} = V_{DD} - I_{D}(R_{D} + R_{S})$	$Q\text{-point} \qquad \begin{matrix} I_D \\ I_{DSS} \\ \hline V_G \\ \hline V_P & 0 & V_G & V_{GS} \end{matrix}$
JFET Common-gate	$\begin{array}{c} {}^{\circ}V_{DD} \\ {}^{\circ}R_D \\ {}^{\circ}R_S \\ {}^{-V}_{SS} \end{array}$	$V_{GS} = V_{SS} - I_D R_S$ $V_{DS} = V_{DD} + V_{SS} - I_D (R_D + R_S)$	$Q\text{-point} \qquad \begin{array}{c} I_D \\ I_{DSS} \\ \hline V_P & 0 & V_{SS} \\ \hline V_{GS} \end{array}$
$JFET \\ (R_D = 0 \ \Omega)$	QV_{DD}	$V_{GS} = -I_D R_S$ $V_D = V_{DD}$ $V_S = I_D R_S$ $V_{DS} = V_{DD} - I_S R_S$	$Q\text{-point} \xrightarrow{I_D} I_{DSS}$ $V_P \mid V'_{GS} \mid 0 \qquad V_{GS}$

FET Bias Configurations. Part 2



JFET Special case $(V_{GSQ} = 0 \text{ V})$	$V_{GG} = \begin{bmatrix} V_{DD} & V_{DD} & V_{DD} \\ V_{GG} & V_{DD} & V_{DD} \\ V_{DD} &$	$V_{GS_{\underline{Q}}} = 0 \text{ V}$ $I_{D_{\underline{Q}}} = I_{DSS}$	$Q\text{-point} I_{DSS}$ $V_{GSQ} = 0 \text{ V}$ $V_{P} 0 V_{GS}$
Depletion-type MOSFET Fixed-bias (and MESFETs)	$R_G \stackrel{V_{DD}}{\underset{=}{\swarrow}} R_S$	$V_{GS_{\mathcal{Q}}} = +V_{GG}$ $V_{DS} = V_{DD} - I_{D}R_{S}$	I_{DSS} Q -point $V_P = 0$ $V_{GG} = V_{GS}$
Depletion-type MOSFET Voltage-divider bias (and MESFETs)	$\begin{array}{c} R_1 \\ R_2 \\ R_S \end{array}$	$V_{G} = \frac{R_{2}V_{DD}}{R_{1} + R_{2}}$ $V_{GS} = V_{G} - I_{S}R_{S}$ $V_{DS} = V_{DD} - I_{D}(R_{D} + R_{S})$	$\begin{array}{c c} V_G \\ \hline V_R \\ \hline V_P \\ \hline \end{array} \begin{array}{c} I_D \\ \hline Q\text{-point} \\ \hline \\ V_G V_{GS} \\ \end{array}$
Enhancement type MOSFET Feedback configuration (and MESFETs)	$R_G \stackrel{\circ}{\underset{\sim}{\stackrel{\vee}{\stackrel{\vee}{\stackrel{\vee}{\stackrel{\vee}{\stackrel{\vee}{\stackrel{\vee}{\stackrel{\vee}{\stackrel$	$V_{GS} = V_{DS}$ $V_{GS} = V_{DD} - I_D R_D$	$I_{D(\text{on})} - I_{D}$ $Q\text{-point}$ $0 \qquad V_{GS(\text{Th})} V_{QS(\text{on})} V_{DD} V_{GS}$
Enhancement type MOSFET Voltage-divider bias (and MESFETs)	R_1 R_2 R_S	$V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$ $V_{GS} = V_G - I_D R_S$	$\begin{array}{c c} V_G \\ \hline R_S \end{array} \hspace{-0.2cm} I_D \\ \hline 0 \hspace{0.2cm} V_{GS(\text{Th})} \hspace{0.2cm} V_G \hspace{0.2cm} V_{GS} \end{array}$

- 1. Sarma M. S. Introduction to electrical engineering. New York: Oxford University Press, 2001. C. 715-716.
- Boylestad, Robert L. Electronic devices and circuit theory / Robert L. Boylestad, Louis Nashelsky.—11th ed.
- ISBN 978-0-13-262226-4Scherz P., Monk S. Practical electronics for inventors.
 McGraw-Hill Education, 2016.
- 4. Horowitz, Paul, and Winfield Hill. "The Art of Electronics. 3rd." *New York, NY, USA: University of Cambridge* (2015).
- 5. All about circuits (https://www.allaboutcircuits.com/)
- 6. https://www.electronics-tutorials.ws/
- 7. https://en.wikipedia.org/

