




Amplifier configurations

Nikolay Nikolaev

(nanikolaev@itmo.ru)

Nikolai Poliakov


(polyakov_n_a@itmo.ru)



$$I_B = \frac{V_{EE} - V_{BE}}{R_B + (\beta + 1)R_E}$$

$$V_{CE} = V_{EE} - I_E R_E$$

$$A_i = \frac{I_{out}}{I_{in}} = \frac{I_E}{I_B} = \beta \gg 1$$



$$I_E = \frac{V_{EE} - V_{BE}}{R_E}$$

$$V_{CE} = V_{EE} + V_{CC} - I_E(R_C + R_E)$$


$$V_{CB} = V_{CC} - I_C R_C$$

$$A_i = \frac{I_{out}}{I_{in}} = \frac{I_C}{I_E} = \alpha \cong 1$$

$$A_v = \frac{V_{out}}{V_{in}} = \frac{V_C}{V_E} = \frac{R_C I_C}{R_E I_E} \cong \frac{R_C}{R_E}$$


Given dynamic emitter resistance,
are, we get

$$A_v \cong \frac{R_C}{r_E}$$




Cascode Connection

Cascode configuration



Practical cascode circuit





Advantages:

- ✓ The bandwidth is high due to the elimination of the Miller Effect.
- ✓ Due to the cascode connection between two transistors the overall gain of the system is high.
- ✓ Even the parts of the count for both the transistors are low.

Disadvantages:



- ✓ The presence of two transistors requires a high amount of voltage supply.
- ✓ The sufficient amount of collector-emitter voltage must be supplied to both the transistor which strikes lesser the limit on the supply voltage.



$$\beta_D = \beta_1 \beta_2$$

Advantage


- ✓ Very high current gain
- ✓ Very high input impedance for overall circuit
- ✓ Convenient and easy circuit configuration to use



$$\beta_D = \beta_1 \beta_2$$

Disadvantage

- ✓ Slow switching speed
- ✓ Limited bandwidth
- ✓ Introduces a phase shift that can give rise to problems at certain frequencies in circuit using negative feedback
- ✓ Higher overall base-emitter voltage = 2 x V_{be}.
- ✓ High saturation voltage (typically around 0.7 V) which can lead to high levels of power dissipation in some applications



Advantage


- ✓ Very high current gain
- ✓ Very high input impedance for overall circuit
- ✓ Convenient and easy circuit configuration to use
- ✓ Low overall base-emitter voltage = $1 \times V_{be}$.

$$\beta_S = \beta_1 \beta_2$$

Disadvantage

- ✓ Slow switching speed
- ✓ Limited bandwidth
- ✓ High saturation voltage (typically around 0.7 V) which can lead to high levels of power dissipation in some applications

Phase Splitter Configuration




For common emitter


$$A_v = -\frac{R_L}{R_E}$$

For common collector




$$A_v = 1$$

Phase-inverted scheme








Complementary-Symmetry Circuits





Quasi-Complementary Push-Pull Amplifier





Complementary-Symmetry Circuits



Complementary-Symmetry Circuits





$$I_B = I_{B1} + I_{B2}$$

$$I_{B1} = I_{B2}$$

$$I_B = I_{B1} + I_{B1} = 2I_{B1}$$

$$I_{\text{control}} = I_{C1} + I_B = I_{C1} + 2I_{B1}$$


$$I_{C1} = \beta_1 I_{B1}$$

$$I_{\text{control}} = \beta_1 I_{B1} + 2I_{B1} = (\beta_1 + 2)I_{B1}$$


$$I_{\text{control}} \cong \beta_1 I_{B1}$$

$$I_{B1} = \frac{I_{\text{control}}}{\beta_1}$$

$$I_{\text{control}} = \frac{V_{CC} - V_{BE}}{R}$$




$$I_{B2} = \frac{I_{C2}}{\beta_2} = \frac{I_L}{\beta_2}$$




$I_L \uparrow, I_{C2} \uparrow, I_{B2} \uparrow, V_{BE2} \uparrow, V_{CE1} \downarrow, I_R \downarrow, I_B \downarrow, I_{B2} \downarrow, I_{C2} \downarrow, I_L \downarrow$



Note



$$I_{\text{control}} = \frac{V_{CC} - 2V_{BE}}{R} \approx I_C + \frac{I_C}{\beta} = \frac{\beta + 1}{\beta} I_C \approx I_C$$





$$I = I_{DSS}$$



$$V_E = V_B - 0.7 \text{ V}$$

$$I_C \cong I_E = \frac{V_E}{R_E} = \frac{V_B - 0.7 \text{ V}}{R_E}$$









$$V_B = \frac{R_1}{R_1 + R_2} (-V_{EE})$$

$$V_E = V_B - 0.7 \text{ V}$$

$$I_E = \frac{V_E - (-V_{EE})}{R_E} \approx I_C$$








saturation level for the collector current

$$I_{C\text{sat}} = \frac{V_{CC}}{R_C}$$

$$I_{B\text{max}} \cong \frac{I_{C\text{sat}}}{\beta_{dc}}$$

$$R_{\text{sat}} = \frac{V_{CE\text{sat}}}{I_{C\text{sat}}}$$

$$I_B > \frac{I_{C\text{sat}}}{\beta_{dc}}$$



$$t_{on} = t_r + t_d$$



t_r the delay time between the changing state of the input and the beginning of a response at the output


t_d is the rise time from 10% to 90% of the final value

$$t_{off} = t_s + t_f$$

t_s is the storage time

t_f the fall time from 90% to 10% of the initial value





The emitter dc bias current


$$I_E = \frac{V_E - (-V_{EE})}{R_E} \approx \frac{V_{EE} - 0.7 \text{ V}}{R_E}$$


the transistors are well matched (as would occur in an IC unit)

$$I_{C1} = I_{C2} = \frac{I_E}{2}$$


collector voltage of

$$V_{C1} = V_{C2} = V_{CC} - I_C R_C = V_{CC} - \frac{I_E}{2} R_C$$






$$A_v = \frac{V_o}{V_i} = \frac{R_C}{2r_e}$$




$$A_d = \frac{V_o}{V_d} = \frac{R_C}{r_e}$$

Differential amplifier circuit. Common-Mode Operation




$$A_c = \frac{V_o}{V_i} = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E}$$

Differential amplifier circuit. Constant-Current Source **ITMO**



$$A_c = \frac{V_o}{V_i} = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E}$$


Differential amplifier circuit



$$A_v = \frac{R_C}{2r_e} = \frac{(47 \text{ k}\Omega)}{2(269 \Omega)} = 87.4$$

$$A_c = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E} = \frac{75(47 \text{ k}\Omega)}{20 \text{ k}\Omega + 2(76)(43 \text{ k}\Omega)} = \mathbf{0.54}$$

Differential amplifier circuit



$$\beta_1 = \beta_2 = \beta = 75$$


$$r_{i1} = r_{i2} = r_i = 11 \text{ k}\Omega$$

$$Q_3$$

$$r_o = 200 \text{ k}\Omega$$

$$\beta_3 = 75$$

$$A_c = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E} = \frac{75(10 \text{ k}\Omega)}{11 \text{ k}\Omega + 2(76)(200 \text{ k}\Omega)} = 24.7 \times 10^{-3}$$




$$r_{i1} = r_{i2} = 20 \text{ k}\Omega$$

$$\beta_1 = \beta_2 = 75$$


$$A_c = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E} = \frac{75(47 \text{ k}\Omega)}{20 \text{ k}\Omega + 2(76)(43 \text{ k}\Omega)} = 0.54$$

BiFET, BiMOS, AND CMOS DIFFERENTIAL AMPLIFIER CIRCUITS


BiFET differential amplifier circuit







BiMOS differential amplifier circuit.






CMOS differential amplifier
























Feedback improvements

1. Higher input impedance.
2. Better stabilized voltage gain.
3. Improved frequency response.
4. Lower output impedance.
5. Reduced noise.
6. More linear operation.



1. Voltage-series feedback (a)
2. Voltage-shunt feedback (b).
3. Current-series feedback (c).
4. Current-shunt feedback (d).

		Voltage-Series	Voltage-Shunt	Current-Series	Current-Shunt
Gain without feedback	A	$\frac{V_o}{V_i}$	$\frac{V_o}{I_i}$	$\frac{I_o}{V_i}$	$\frac{I_o}{I_i}$
Feedback	β	$\frac{V_f}{V_o}$	$\frac{I_f}{V_o}$	$\frac{V_f}{I_o}$	$\frac{I_f}{I_o}$
Gain with feedback	A_f	$\frac{V_o}{V_s}$	$\frac{V_o}{I_s}$	$\frac{I_o}{V_s}$	$\frac{I_o}{I_s}$

Voltage-Series Feedback

$$A_f = \frac{V_o}{V_s} = \frac{A}{1 + \beta A}$$

Voltage-Shunt Feedback

$$A_f = \frac{A}{1 + \beta A}$$


Voltage-Series	Current-Series	Voltage-Shunt	Current-Shunt
$Z_{if} = Z_i(1 + \beta A)$ (increased)	$Z_i(1 + \beta A)$ (increased)	$\frac{Z_i}{1 + \beta A}$ (decreased)	$\frac{Z_i}{1 + \beta A}$ (decreased)
$Z_{of} = \frac{Z_o}{1 + \beta A}$ (decreased)	$Z_o(1 + \beta A)$ (increased)	$\frac{Z_o}{1 + \beta A}$ (decreased)	$Z_o(1 + \beta A)$ (increased)

Reduction in Frequency Distortion

Reduction in Noise and Nonlinear Distortion

Effect of Negative Feedback on Gain and Bandwidth


$$1 + \beta A$$




The background is a dark purple grid. In the top right corner, there is a wavy white line that curves downwards and to the right. In the bottom left corner, there is a similar wavy white line that curves upwards and to the right.


iTMO

**OPERATIONAL AMPLIFIERS
(OP-AMP)**




AC equivalent of op-amp circuit





ideal



IDEAL OP AMP ATTRIBUTES


- ✓ Infinite Differential Gain
- ✓ Zero Common Mode Gain
- ✓ Zero Offset Voltage
- ✓ Zero Bias Current
- ✓ Infinite Bandwidth


OP AMP INPUT ATTRIBUTES

- ✓ Infinite Impedance
- ✓ Zero Bias Current
- ✓ Respond to Differential Voltages
- ✓ Do Not Respond to Common Mode Voltages

OP AMP OUTPUT ATTRIBUTES


- ✓ Zero Impedance





A component-level diagram of the common 741 op amp.

Dotted lines outline:
 current mirrors;
 differential amplifier;
 class A gain stage;
 voltage level shifter;
 output stage.



Slew rate = maximum rate at which amplifier output can change in volts per microsecond ($V/\mu s$)

Slew rate calculation & formula


$$SR = \frac{\Delta V_o}{\Delta t} \text{ V}/\mu s \quad \text{or} \quad SR = 2\pi fV$$

Where

Slew Rate (SR) is measured in volts / second, although actual measurements are often given in $v/\mu s$

f – the highest signal frequency, Hz

V – the maximum peak voltage of the signal.



Maximum Signal Frequency

The maximum frequency at which an op-amp may operate depends on both the bandwidth (BW) and slew rate (SR) parameters of the op-amp. For a sinusoidal signal of general form

$$v_o = K \sin(2\pi ft)$$

the maximum voltage rate of change can be shown to be

$$\text{signal maximum rate of change} = 2\pi fK \text{ V/s}$$



To prevent distortion at the output, the rate of change must also be less than the slew rate, that is,

$$2\pi fK \leq \text{SR}$$

$$\omega K \leq \text{SR}$$

$$f \leq \frac{\text{SR}}{2\pi K} \quad \text{Hz}$$

$$\omega \leq \frac{\text{SR}}{K} \quad \text{rad/s}$$



Differential Inputs $V_d = V_{i_1} - V_{i_2}$

Common Inputs $V_c = \frac{1}{2}(V_{i_1} + V_{i_2})$

Output Voltage $V_o = A_d V_d + A_c V_c$

Common-Mode Rejection Ratio $\text{CMRR} = \frac{A_d}{A_c}$

1. Sarma M. S. Introduction to electrical engineering. – New York : Oxford University Press, 2001. – C. 715-716.
2. Boylestad, Robert L. Electronic devices and circuit theory / Robert L. Boylestad, Louis Nashelsky.—11th ed.
3. ISBN 978-0-13-262226-4 Scherz P., Monk S. Practical electronics for inventors. – McGraw-Hill Education, 2016.
4. Horowitz, Paul, and Winfield Hill. "The Art of Electronics. 3rd." *New York, NY, USA: University of Cambridge* (2015).
5. All about circuits (<https://www.allaboutcircuits.com/>)
6. <https://www.electronics-tutorials.ws/>
7. <https://en.wikipedia.org/>

The background features a dark gray grid pattern. In the top right and bottom left corners, there are decorative wavy lines in a bright purple color, creating a modern, tech-like aesthetic.

iTMO

Thank you for your attention!