# ECEN 429: Introduction to Digital Systems Design Laboratory North Carolina Agricultural and Technical State University Department of Electrical and Computer Engineering

Reporter: Nikiyah Beulah Partner: Chris Cannon

March 1, 2018

 ${\rm Lab}\ 6$ 

## 1 Introduction

The object of this lab is to implement two different types of state machines, Mealy and Moore. State machines are defined in Definition 1. State machines are useful for a wide range of applications, most basically as a sequence detector. Sequence detectors are state machines that will output '1' or HIGH when a set sequence of inputs is detected.

**Definition 1.** State Machine: A device that can be in one of a set number of stable conditions depending on its previous condition and on the present values of its inputs.

# 2 Background, Design Solution, and Results

#### 2.1 Problem 1

#### 2.1.1 Background

Our first task in the lab was not to implement a state machine directly. Rather, the first task was to implement a clock divider that will slow down the frequency of the clock to a speed that a human can work with. In order to implement and test our sequence detectors, we will need time to provide the inputs between each clock cycle. The Basys3 board has a 100 MHz clock, and our task for this lab was to slow it down as low as 1 Hz.

#### 2.1.2 Design Solution

In order to reduce the clock speed from 100 MHz, or 100,000,000 Hz, to approximately 1 Hz, we had to derive the approximate number of clock cycles it will take, and identify the number of bits used to represent that value. Equation 1 shows the conversion to a 27 bit binary number. Once we knew that the number was 27 bits, we plugged 27 into the provided code. The port assignments used for the clock divider are summarized in Table 2.1.

$$100000000d = 10111110101111000010000000b \tag{1}$$

Bit	Label	Port
clk	Clock	W5
starttimer	Switch 0	V17
FastClock	LED 0	U16
MediumClock	LED 1	E19
SlowClock	LED 2	U19
led0	LED 15	L1

Table 2.1: Port assignments for Clock Divider.




Figure 2.1: Moore State Diagram showing output at states 4 and 8.

#### 2.1.3 Results

The clock divider successfully slowed the clock signal from 100 MHz to 1 Hz, or 1 iteration per second.

#### 2.2 Problem 2

#### 2.2.1 Background

For Problem 2, we had to utilize our clock divider implemented in Problem 1 as we design and test a Moore State Machine. A Moore State Machine is one who's output depends only on the current state, not on the input. The inputs can be used to progress a Moore State Machine through its given states, but its output does not care what the input is.

#### 2.2.2 Design Solution

For our design, we had to implement a 10-state Moore Machine that would output '1' or HIGH at 2 states of our choice. For the purposed of this experiment, we selected state 4 and state 8. The state diagram is shown in Figure 2.1. Basically, this machine should progress through the states every clock cycle as long as the enable bit is '1' or HIGH. When it reaches state 9, it should return to state 0. The ports for this design are summarized in 2.2.

Bit	Label	Port
clk	Clock	W5
enable	Switch 0	V17
input	Switch 1	U18
led0	LED 15	L1
state0	LED 0	U16
state1	LED 1	E19
state2	LED 2	U19
state3	LED 3	V19
state4	LED 4	W18
state5	LED 5	U15
state6	LED 6	U14
state7	LED 7	V14
state8	LED 8	V13
state9	LED 9	V3
output0	Segment A	W7
output1	Segment B	W6
output2	Segment C	U8
output3	Segment D	V8
output4	Segment E	U5
output5	Segment F	V5
output6	Segment G	U7

Table 2.2: Port assignments for the Moore State Machine.

#### 2.2.3 Results

The state machine successfully progressed through the states and output '1' in states 4 and 8.

#### 2.3 Problem 3

#### 2.3.1 Background

Problem 3 will use the clock divider to test a Mealy State Machine acting as a sequence detector. A Mealy State Machine provides output depending on its current state and its input. This generally lowers the amount of states required to implement a state machine. This state machine should output '1' or HIGH when either "101" or "010" is detected by the input.

## 2.3.2 Design Solution




Figure 2.2: Mealy State Diagram for sequence detector.

# 2.3.3 Results

The Mealy State Machine was able to successfully output '1' when "101" or "010" is detected.

# 3 Conclusion

# A Problem 1 VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Clockdivider is
    port(clk : in std_logic;
         start_timer : in std_logic;
         FastClock, MediumClock, SlowClock, led0 : out std_logic);
end Clockdivider;
architecture clockdivider_arch of Clockdivider is
signal slowClock_sig : STD_LOGIC;
begin
   process
   variable cnt:
                      std_logic_vector(26 downto 0):=
              begin
       wait until ((clk 'EVENT) AND (clk = '1'));
               if (start\_timer = '1') then
              else
          cnt := STD_LOGIC_VECTOR(unsigned(cnt) + 1);
           end if;
           FastClock <= cnt(22);
           MediumClock <= cnt(24);
           SlowClock <= cnt(26);
       slowClock\_sig \ll cnt(26);
       if (slowClock_sig = '1') then
                led0 <= '1';
           else
```

```
led0 <= '0';
end if;
end process;
end clockdivider_arch;</pre>
```

#### B Problem 1 Constraints File

#### C Problem 2 VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC.STD.ALL;
entity moore_machine is
    Port ( input : in STD_LOGIC;
           clk : in STD_LOGIC;
           enable : in STD_LOGIC;
           led0 : out STDLOGIC;
           state : out STDLOGIC_VECTOR(9 downto 0);
           output : out STD_LOGIC_VECTOR(6 downto 0));
end moore_machine;
architecture moore_arch of moore_machine is
component Clockdivider is
    Port ( clk : in STDLOGIC;
           start_timer : in STDLOGIC;
           FastClock, MediumClock, SlowClock, led0 : out STD_LOGIC);
end component Clockdivider;
signal slowClock : STDLOGIC;
signal mediumClock : STDLOGIC;
signal fastClock : STDLOGIC;
begin
    clock: Clockdivider port map(clk, enable, slowClock, mediumClock,
                fastClock, led0);
end moore_arch;
```

- D Problem 2 Constraints File
- E Problem 3 VHDL Code
- F Problem 3 Constraints File