

MCM4116B

16.384-BIT DYNAMIC RANDOM ACCESS MEMORY

The MCM4116B is a 16,384-bit, high-speed dynamic Random Access Memory designed for high-performance, low-cost applications in mainframe and buffer memories and peripheral storage. Organized as 16,384 one-bit words and fabricated using Motorola's highly reliable N-channel double-polysilicon technology, this device optimizes speed, power, and density tradeoffs.

By multiplexing row and column address inputs, the MCM4116B requires only seven address lines and permits packaging in Motorola's standard 16-pin dual in-line packages. This packaging technique allows high system density and is compatible with widely available automated test and insertion equipment. Complete address decoding is done on chip with address latches incorporated.

All inputs are TTL compatible, and the output is 3-state TTL compatible. The data output of the MCM4116B is controlled by the column address strobe and remains valid from access time until the column address strobe returns to the high state. This output scheme allows higher degrees of system design flexibility such as common input/output operation and two dimensional memory selection by decoding both row address and column address strobes.

The MCM4116B incorporates a one-transistor cell design and dynamic storage techniques, with each of the 128 row addresses requiring a refresh cycle every 2 milliseconds.

- Flexible Timing with Read-Modify-Write, RAS-Only Refresh, and Page-Mode Capability
- Industry Standard 16-Pin Package
- 16,384 X 1 Organization
- All Inputs are Fully TTL Compatible
- Three-State Fully TTL-Compatible Output
- Common I/O Capability When Using "Early Write" Mode
- On-Chip Latches for Addresses and Data In
- Low Power Dissipation 463 mW Active, 20 mW Standby (Max)
- Fast Access Time Options:150 ns MCM4116BP-15, BC-15 200 ns — MCM4116BP-20, BC-20

250 ns — MCM4116BP-25, BC-25 300 ns — MCM4116BP-30, BC-30

Easy Upgrade from 16-Pin 4K RAMs

ABSOLUTE MAXIMUM RATINGS (See Note)


Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{BB}	V _{in} , V _{out}	-0.5 to +20	٧
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Power Dissipation	PD	1.0	W
Data Out Current	l _{out}	50	mΑ

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

MOS

(N-CHANNEL)

16,384-BIT DYNAMIC RANDOM ACCESS MEMORY




PIN ASSIGNMENT

∨ _{BB} c		16	₽VSS
D C	2	15	CAS
$\overline{\mathbf{w}}$	3	14	þα
RAS	4	13	1 A6
A0 [5	12	1 A3
A2 C	6	11	1 A4
A1	7	10	1 A5
V _{DD} [8	9	Vcc

	PIN NAMES													
A0-A6	Address Inputs													
CAS	Column Address Strobe													
	Data In													
a	Data Out													
	Row Address Strobe													
	Read/Write Input													
V _{BB}	Power (-5 V)													
V _{CC}	Power (+5 V)													
V _{DD}	Power (+ 12 V)													
V _S S	Ground													

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

BLOCK DIAGRAM



DC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	V _{DD}	10.8	12.0	13.2	V	1
	vcc	4.5	5.0	5.5	V	1,2
	V _{SS}	0	О	0	V	1
	V _{BB}	-4.5	~5.0	-5.5	v	1
Logic 1 Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	V	1
Logic 1 Voltage, all inputs except RAS, CAS, WRITE	V _{IH}	2.4	_	7.0	V	1-
Logic O Voltage, all inputs	VIL	-1.0		0.8	v	1 1

DC CHARACTERISTICS (V_{DD} = 12 V · 10%, V_{CC} - 5.0 V · 10%, V_{BB} -5.0 V · 10%, V_{SS} = 0 V, T_A = 0 to 70°C.)

	00	. 33			
Characteristic	Symbol	Min	Max	Units	Notes
Average VDD Power Supply Current	IDD1	_	35	mA	4
V _{CC} Power Supply Current	¹cc	_		mA	5
Average VBB Power Supply Current	¹ BB1,3		200	μА	
Standby VBB Power Supply Current	I _{BB2}	_	100	μА	
Standby V _{DD} Power Supply Current	I _{DD2}		1.5	mA	6
Average VDD Power Supply Current during "RAS only" cycles	IDD3	_	27	mA	4
Input Leakage Current (any input)	11(L)	_	10	μА	
Output Leakage Current	10(L)	-	10	μA	6,7
Output Logic 1 Voltage @ Iout = -5 mA	Voн	2.4		V	2
Output Logic 0 Voltage @ I _{out} = 4.2 mA	VOL	_	0.4	· v	-
NOTES	1 .05		0.4	V	

- All voltages referenced to V_{SS}. V_{BB} must be applied before and removed after other supply voltages.
- 2. Output voltage will swing from VSS to VCC under open circuit conditions. For purposes of maintaining data in power-down mode, VCC may be reduced to V_{SS} without affecting refresh operations, $V_{OH}(min)$ specification is not guaranteed in this model.
- 3. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate. 4. Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.
- 5. I_{CC} depends upon output loading. The V_{CC} supply is connected to the output buffer only.
- 6. Output is disabled (open-circuit) when CAS is at a logic 1.
- 7. $0 \text{ V} \le \text{V}_{\text{out}} \le +5.5 \text{ V}$

CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V, periodically sampled rather than 100% tested) (See Note 8)

Parameter	Symbol	Тур	Max	Unit	Notes
Input Capacitance (A0-A5), Din	Cı1	4.0	5.0	ρF	9
Input Capacitance RAS, CAS, WRITE	Cı2	8.0	10	pΕ	9
Output Capacitance (Dout)	Co	5.0	7.0	DΕ	7.9

AC OPERATING CONDITIONS AND CHARACTERISTICS (See Notes 3, 9, 14)

READ, WRITE, AND READ-MODIFY-WRITE CYCLES


 $(V_{DD} = 12 \text{ V} \pm 10\%, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{BB} = -5.0 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, T_{A} = 0 \text{ to } 70^{\circ}\text{C.})$

		MCM4	116B-15	МСМ4	116B-20	МСМ4	116B-25	МСМ4	116B-30		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	tRC	375	_	375	_	410	-	480	_	ns	
Read Write Cycle Time	tRWC	375	_	375	-	515	-	660		ns	<u> </u>
Access Time from Row Address Strobe	tRAC	-	150	_	200		250		300	ns	10, 12
Access Time from Column Address Strobe	tCAC	-	100	_	135	_	165		200	ns	11, 12
Output Buffer and Turn-off Delay	tOFF	0	50	0	50	0	60	0	60	ns	17
Row Address Strobe Precharge Time	tRP	100	_	120		150		180	<u> </u>	ns	
Row Address Strobe Pulse Width	tRAS	150	10,000	200	10,000	250	10,000	300	10,000	ns	
Column Address Strobe Pulse Width	tCAS	100	10,000	135	10,000	165	10,000	200	10,000	ns	
Row to Column Strobe Lead Time	tRCD	20	50	25	65	35	85	60	100	ns	13
Row Address Setup Time	tASR	0		0		0	_	0	_	ns	<u> </u>
Row Address Hold Time	tRAH	20		25		35	_	60	 	ns	-
Column Address Setup Time	tASC	-10	_	-10		-10	_	-10	 	ns	
Column Address Hold Time	^t CAH	45	_	55	_	75		100		ns	i
Column Address Hold Time	tAR	95	-	120	_	160	_	200	-	ns	<u> </u>
Referenced to RAS		Ĺ									
Transition Time (Rise and Fall)	t _T	3.0	35	3.0	50	3.0	50	3.0	50	ns	14
Read Command Setup Time	tRCS	0		0	_	0	_	0	-	ns	
Read Command Hold Time	tRCH	0	_	0	-	0	_	0	_	ns	
Write Command Hold Time	tWCH	45	_	55	_	75	_	100	-	ns	-
Write Command Hold Time	twcr	95	-	120	-	160	_	200	_	ns	
Referenced to RAS											
Write Command Pulse Width	tWP	45	-	55	-	75	_	100	_	ns	
Write Command to Row Strobe Lead Time	tRWL	60	_	80	-	100	-	180	-	ns	
Write Command to Column Strobe	tCWL	60	_	80	-	100	-	180	-	ns	
Lead Time											
Data in Setup Time	t _{DS}	0		0	_	0	-	0	-	ns	15
Data in Hold Time	tDH	45		55		75	_	100	_	ns	15
Data in Hold Time Referenced to RAS	tDHR	95		120	_	160	-	200	-	ns	
Column to Row Strobe Precharge Time	^t CRP	-20	_	-20	-	-20		-20		ns	
RAS Hold Time	^t RSH	100		135	_	165	-	200	-	ns	
Refresh Period	^t RFSH	_	2.0	-	2.0	-	2.0		2.0	ms	
WRITE Command Setup Time	twcs	-20	_	-20		-20	-	-20		ns	
CAS to WRITE Delay	tCWD	70	_	95	-	125	_	180	_	ns	16
RAS to WRITE Delay	^t RWD	120	-	160	_	210	-	280	_	ns	16
CAS Precharge Time (Page mode cycle only)	^t CP	60	-	80	_	100	_	100		ns	
Page Mode Cycle Time	tPC	170	-	225	_	275		325		ns	
CAS Hold Time	tCSH	150	-	200	_	250	_	300	_	ns	


NOTES: (continued)

- 8. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = \frac{I\Delta_T}{\Delta V}$
- 9. AC measurements assume t_T = 5.0 ns.
- 10. Assumes that $t_{RCD} + t_T \leq t_{RCD}$ (max).
- 11. Assumes that $t_{RCD} + t_{T} \ge t_{RCD}$ (max).
- 12. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 13. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transistion times are measured between VIHC or VIH and VIL.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. twcs, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If twcs > twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{CWD} > t_{CWD} (min) and t_{RWD} > t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Assumes that $t_{CRP} > 50$ ns.


READ CYCLE TIMING




WRITE CYCLE TIMING





READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING








PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



MCM4116B BIT ADDRESS MAP

		Row Address A6 A5 A4 A3 A2 A1 A0							_	Pin 8	Pin 8																			
		Column Address A6 A5 A4 A3 A2 A1 A0												Column Addresses																
		Rows										L		Hex	Dec	A6	A5	Α4	А3	A2	Α1	A0								
		Γ												T	 							76		1	1	1	0	1	1	0
														l							767F	76 77	118 119	1	1	1	0	1		1
														\vdash	 															
														İ																
																1														
																						16 17	22 23	0	0	1	0	1	1	0
																					- 1	14	20	0	0	1	0	1	0	0
														ł							1	15	21	0	0	1	0	1	0	1
																					- 1	12	18	э	0	1	0	0	1	0
														l								13	19	0	0	1	0	0	1	1
														ł								10	16 17	0	0	1	0	0	0	0
																						11 1E	30	0	0	1	0 1	0	0	1 0
																						1F	31	0	0	1	1	1	1	1
	s				C				l well ctron	filled								well fill	led			1C	28	0	0	1	1	1	0	0
	Columns						••••		ction							v	ith elec	110115				1D	29	0	0	1	1	1	0	1
	3																					1A 1B	26 27	0	0	1	1	0	1	0
																		18	24	0	0	1	1	0	0	0				
																		19	25	0	0	1	1	0	0	1				
																			0E	14	0	0	0	1	1	1	0			
																						0F	15	0	0	0	1	1	1	1
														1								OC OD	12 13	0	0	0	1	1	0	0
																						0A	10	0	0	0	1	0	1	0
																						0В	11	0	0	0	1	0	1	1
																						80	8	0	0	0	1	0	0	0
																						09 06	9 6	0	0	0	1	0	0	1
																						07	7	0	0	0	0	1	1	0
																						04	4	0	0	0	0	1	0	0
		0	-		4	2	9	_						\vdash	 						ш.	05	5	0	0	0	0	1	0	1
		0000													 						007F	02 03	2	0	0	0	0	0	1	0
		0100	0102	0103	0104	0105	0106	0107	0108												017F	00 01	0 1	0	0	0	0 0	0	0	0 1
	ž.	8 5	05	ន	8	9	90	0	80				3F	6							7.									
	Ö	0 -	2	က	4	2	9	1	∞				63	64							127									
22	90 90	0 -	0	-	0	-	0	-	0				-	0							-									
Row Addresses	A2 A1 A0 Dec Hex	0 0	-	-	-	0	-	-	0				-	0							-									
Add	A 2	00	0	0	÷	-	-	-	0				-	0							-									
Row	A3	0 0	0	0	0	0	0	0	-				-	0																
_	¥	0 0	0	0	0	0	0	0	0				-	0							-									
	A5	0 0	0	0	0	0	0	0	0				-	0							-									
	A6	0 0	0	0	0	0	0	0	0				0	-							-									
	ı		1																											
			Pi	n 16																										
	ı		4																											