

Assignment 4

SMPCache - Locality of different programs

Student: Chao Chen

1. Introduction

The purpose of this project is to practice the knowledge of computer cache system with SMPCache program. We will conduct several experiments for different benchmark programs on an unique virtual machine(architecture), then verify and analysis the cache locality status.


2. Experiments & Results

System configuration:


- Processors in SMP = 1
- Cache coherence protocol = MESI.
- Scheme for bus arbitration = Random.
- Word wide (bits) = 16.
- Words by block = 16 (block size = 32 bytes).
- Blocks in main memory = 8192 (main memory size = 256 KB).
- Blocks in cache = 128 (cache size = 4 KB).
- Mapping = Fully-Associative.
- Replacement policy = LRU.

The following figures show the result of cache missing/hit rate for each benchmark:

a). Hydro



b). Nasa7



c). Cexp

Events visor Node inspector Hits-Misses Bus States Configuration

Hits-Misses

Global readings

	Hits	Misses
Number	19377	116
Rate	99.405%	0.595%

Global writings

	Hits	Misses
Number	475	32
Rate	93.688%	6.312%

Global hits and misses

	Hits	Misses
Number	19852	148
Rate	99.260%	0.740%

Total replacements: 20

Local readings

	Hits	Misses
Number	19377	116
Rate	99.405%	0.595%

Local writings

	Hits	Misses
Number	475	32
Rate	93.688%	6.312%

Local hits and misses

	Hits	Misses
Number	19852	148
Rate	99.260%	0.740%

Cache level 1

	Actual	Total
Accesses	20000	20000
Instructions	18041	18041
Data readings	1452	1452
Data writings	507	507

Simulation steps: 20000

d). Mdljd

Events visor Node inspector Hits-Misses Bus States Configuration

Hits-Misses

Global readings

	Hits	Misses
Number	15785	2211
Rate	87.714%	12.286%

Global writings

	Hits	Misses
Number	1259	745
Rate	62.824%	37.176%

Global hits and misses

	Hits	Misses
Number	17044	2956
Rate	85.220%	14.780%

Total replacements: 2828

Local readings

	Hits	Misses
Number	15785	2211
Rate	87.714%	12.286%

Local writings

	Hits	Misses
Number	1259	745
Rate	62.824%	37.176%

Local hits and misses


	Hits	Misses
Number	17044	2956
Rate	85.220%	14.780%

Cache level 1


	Actual	Total
Accesses	20000	20000
Instructions	15931	15931
Data readings	2065	2065
Data writings	2004	2004

Simulation steps: 20000


e). Ear




f). Comp




g). Swm



h). Wave



i). Uncomp



3. Analysis

From the experiment statistics, we can answer the project question as below:

- We can see that the locality performance varies with different benchmarks. The best one is benchmark Cexp, while the worst one is benchmark Swm.
- Optimization based on certain kinds of program will not improve the overall performance of this system. Because the behavior patterns are various for different programs, and the runtime cache hit/miss rate could also be various with the runtime environment (such as memory allocation and fragmentation situation) of the machine.
- The missing rate decreases as the execution goes forward, because we deploy the LRU (Least Recently Used) strategy for removing least used memory blocks from cache, and most programs/applications' memory accessing pattern follows the simple LRU statistic rules. As the execution goes forward, the regular memory blocks in cache will be the most frequently referenced memory unit. Thus, the missing rate decreases as execution goes on.

4. Conclusion

Through this project, we practice our knowledge of cache system in a virtual environment. We can see the cache locality varies among different programs, and also see how the LRU cache strategy optimizes the locality of a program.