ADVANCE CMOS VLSI FINAL PROJECT REPORT

Submission Date - May 6th 2016

Submitted by

CHINMAI

CONTENTS

1.	Introduction	3
2.	Floating Point Arithmetic	3
3.	Floating point processor Architecture and opcode scheme	4
	a) OPCODE SCHEME	
	b) ARCHITECTURE DESIGN	
4.	RC Synthesis and Chip design	6
5.	Results	8
6.	Code	11

1. INTRODUCTION

This project is designed to apply all the Cadence tools that were covered in the course so far:

- Virtuoso schematic and layout editor
- Verilog Behavioral Modeling
- Nclaunch and Ncsim simulation
- RTL Compiler Synthesis
- Encounter layout synthesis

Using these tools a Floating Point Processor was designed, built and simulated. Then a control was designed to input operations for the calculation of rotation angle. This was achieved by calculating the Sine and Cosine using simplified Taylor expansion.

2. FLOATING POINT ARTHIMETIC

Floating point representation: Half precision floating point was used which means 16 bit represents the number. The FP number will be considered to be always normalized. The value can be represented as:

The half-precision binary floating-point exponent is encoded using an offsetbinary representation, with the zero offset being 15; also known as exponent bias.

```
Emin = 000012 - 01111_2 = -14

Emax = 111102 - 01111_2 = 15

Exponent bias = 01111_2 = 15
```

Floating Point Arithmetic: We are performing floating point arithmetic adhering to the lecture notes provided in class.

Addition: Addition operation used in Floating point processor can be represented using a flow diagram in figure 1.0. We compare the exponents of the numbers. Shift the smaller number to the right until its exponent would match the larger exponent. We then add the two mantissas along with significands. Once we obtain the results we normalize the sum, either by shifting it to right, incrementing exponent or shifting it to left or decrementing the exponent.




Figure 1.0

Multiplication:

A multiplication of two floating-point numbers is done in four steps:

- Non-signed multiplication of mantissas: it must take account of the integer part, implicit in normalization. The number of bits of the result is twice the size of the operands
- Normalization of the result: the exponent can be modified accordingly
- Addition of the exponents, taking into account the bias
- Calculation of the sign = xor sign bits of two numbers

3. FLOATING POINT PROCESSOR ARCHITECTURE AND OPCODE SCHEMATIC

To Design a Floating Point Processor (FPP) architecture and opcode scheme. Following are the design constraints considered:

- The processor will have a 16-bit input/output data bus
- 8 bits for opcode
- Four 16-bit registers FP0, FP1, FP2, FP3.
- Every register will use half precision floating point format.

a) OPCODE SCHEME:

Following opcode scheme has been adapted by us in this project:

Function Bits				Source Bits		Destination Bits	
7	6	5	4	3	2	1	0

LOAD	=	4'b0000	FF	0 =	00
MOV	=	4'b0001	FF	21 =	01
ADD	=	4'b0010	FF	2 =	10
NEG	=	4'b0011	FF	23 =	11
STORE	=	4'b0100			
MUL	=	4'b0110			
MAX	=	4'b0111			

b) ARCHITECTURE DESIGN:

FPP consists of ALU unit, Register Unit and Controller. We have designed the ALU unit to perform Negation, Load, store, Maximum, Multiply, Addition operations for Half Precision floating point numbers. Figure 1 gives the pictorial representation of the architecture.

Register Unit – Consists of a Data Bus, 4 main registers and opcode. This Unit is connected to ALU unit. On receiving opcode from controller, FPP sends the Function and data present in the register specified by the opcode to ALU and generates pulse called St Flag. This pulse indicates the ALU to start performing respective function. It continues to monitor Enable flag to go high, so that the resultant data can be store back to Destination register or sent to Data Bus depending on the operation.

ALU Unit – Receives function and data from Register Unit. On seeing St Flag go high, ALU starts to perform the processor functions and sets enable low until the operations have completely. Once the operation has finished, it sends an enable signal to Register Unit, indicating this operation has completed.

Number of Cycles taken by the ALU Functions :

Function	Cycles
LOAD	6
STORE	6
MOV	6
MUL	8
ADD	9
NEG	6




Figure : 1.1 Schematic

Controller Unit - Controller unit sends instructions and DATA. This unit performs operations required to calculate 2D rotated coordinates (x',y') for a point (x,y) which is rotated by θ radians. It calculates Sin θ and Cos θ using Taylor series and then calculates rotation angle by following method.

Given Values: X, Y, O

To calculate SinO and CosO

$$\sin x = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!}$$

$$\cos x = 1 - \frac{x^2}{2!} + \frac{x^4}{4!} - \frac{x^6}{6!}$$

Rotated Co- ordinates: $X' = X*Cos\theta - Y*Sin\theta \quad Y' = X*Sin\theta + Y*Cos\theta$

Controller Code:

// calculating Sin theta

```
LOAD FP0 theta;
                       //0.523599 rad
MOVFP0 FP1;
MULFP0_FP1; // theta^2 0_01101_0001100010
MULFP0 FP1; //theta^3 0 01100 0010010110
REGD <= 16'b1 01100 0101010101 ; //-1/3! = -0.1666666
LOAD FP2;
MULFP1 FP2; // FP2 = theta<sup>3</sup> *(-1/3!) 1 01001 1000011100
MULFP0_FP1;// FP1 = theta^4 0_01011_0011001101
MULFP0 FP1; //FP1 = theta^5 0 01010 0100000110
REGD <= 16'b0 01000 0001000100 ; // 1/5! = 0.008333
LOAD FP3;
\texttt{MULFP1\_FP3;//FP3} = \texttt{theta^5 * (1/5!)} \ 0\_00011\_0101011
ADDFP3 FP2;// FP2 = theta^3 * (-1/3!) + theta^5 * (-1/5!)
MULFPO FP1;// FP1 = theta^6 0 01001 0101000110 (0 01001 0101000010)
MULFPO FP1;//FP1 = theta^7 0 01000 0110000101 (0 01000 0110000001)
```

```
REGD <= 16'b1 00010 1010000000 ; // -1/7! = -0.00019841269
LOAD FP3;
MULFP1 FP3; //FP3 = theta^7 *(-1/7!) //00000 ****
ADDFP3 FP2;//FP2 = theta^3 * (-1/3!) + theta ^5 * (1/5!) + theta ^7 * (-1/7!)
MOVFP2 FP1;
ADDFP0 FP1; //0 01110 0000000000//FP1 = sin(theta) FP0 = theta
// calculating Cos theta
MOVFP0 FP2;
MULFPO FP2;// FP2 = theta^2 FP0 = theta 0 01101 0001100010
REGD <= 16'b1 01110 0000000000 ; // -1/2! = -0.5 1 01110 00000000000
MULFP2 FP3;//FP3 = theta^2 * (-1/2!) 1 01100 00011000010
MULFP0 FP2;// FP2 = theta^3 0 01100 0010010110
MULFP0 FP2;// FP2 = theta^4 0 01011 0011001101
REGD <= 16'b0 01010 0101010101
                                ; // +1/4! = 0.04166666
LOAD FP0;
MULFP0 FP2; // FP2 = theta^4 *1/4! 0 00110 1001101001
ADDFP2 FP3; //FP3 = theta^2 * (-1/2!) + theta^4 * (1/4!)
REGD <= theta; //</pre>
LOAD FP0;
MOVFP0 FP2;
MULFP0_FP2; // FP2 = theta^2 0_01101_0001100010
MULFP0 FP2; // FP2 = theta^3 0 01100 0010010110
MULFP2 FP2; // FP2 = theta^6 0 01001 0101000001
REGD <= 16'b1 00101 0110110000; //-0.001388888 = -1/6!
MULFP0 FP2; // FP2 = - theta^6 * 1/6! //0
ADDFP2 FP3; // FP3 = theta^2*(-1/2!) +theta^4*(1/4!) +-theta^6*1/6!
REGD <= 16'b0011110000000000; //1
LOAD FP0;
ADDFP0 FP3; // FP3 = 1 + theta^2 *(-1/2!) + theta^4 *(1/4!) + - theta^6 * 1/6!
MOVFP3 FP2; // FP1 = Sin(theta) FP2 = Cos(theta)
// calculating rotation angle x'
REGD \leq x; //7
LOAD FP0;
MULFP2 FP0; // FP0 = xcos(theta) 0 10001 1000001111
REGD \leftarrow y; //34
LOAD FP3;
NEGFP3 FP3;
MULFP1 FP3;// FP3 = -ySin(theta) 1_10011_0001000000
ADDFP3 FP0 // FP0 = x' 1 10010 0101111000
STORE FP0;
//calculating y'
REGD \leq x; //7
LOAD FP0;
MULFP1 FP0;// FP0 = xSin(theta) 0 10000 1100000000
REGD \ll y; //34
LOAD FP3;
MULFP2 FP3; // FP3 = yCos(theta) 0 10011 1101011001
ADDFP3 FP0;// FP0 = y' 0 01110 1011101011
STORE FP0;
```

3. RC Synthesis and Chip Design:

The schematics of the register and FPU were synthesized using RTL compiler. Then using the flat file generated, a layout was synthesized in Encounter.

- i. Power rings and strips were used
- ii. Clock tree was specified
- iii. Module placement was adjusted

This generated layout is then streamed into a pad-frame with specified are area. The I/O pins of the frame get routed with the I/O and power pins of the synthesized layout. The resulting chip is tested in Virtuoso. Table 1.3 depicts the area, power consumed by the chip.

Parameter	Value
Worse Case Path	15333 ps
Power	0.18 W
Area	760,716 sqrμ
Number of Cells	2295

Table 1.3




Figure 1.2 RC Synthesis

On designing the layout of the whole unit together, we could not fit the entire layout in the Frame. Therefore a separate layout was designed for Register Unit and ALU Unit.




Figure 1.3 Layout of ALU Unit





Figure 1.4 Layout of Register Unit






Figure 1.5 Frame Result

4. RESULTS:

This FPP architecture was used to calculated x' and y' coordinates of (7,34) for different angles and following were the results obtained by the FPP:

	Expected Result	Result Obtained
Sin(0.523599)	0.5 (0_01110_0000000000)	0.5 (0_01110_0000000000)
Cos(0.523599)	0.8660 (0_01110_1011101101)	0.866 (0_01110_1011101101)
Sin(0.75)	0.68163 (0_01110_0101110011)	0.6821 (0_01110_0101110101)
Cos(0.75)	0.7316 (0_01110_0111011010)	0.73144(0_01110_0111011010)
Sin(1.75)	0.9839 (0_01110_1111011111)	0.984375(0_01110_111110000)
Cos(1.75)	-0.17824 (1_01100_0110110100)	-0.1806(1_01100_011100100)
Sin(-0.523599)	-0.500 (1_01110_0000000000)	-0.5 (1_01110_0000000000)
Cos(-0.523599)	0.8660 (0_01110_1011101101)	0.866 (0_01110_1011101101)

Table 1.1

x = 7, y = 34

θ	Expected X'	RESULT Obtained	Expected Y'	RESULT
				Obtained
0.523599	-10.93	-10.9375(1_10010_0101111000)	32.94	32.94(0_10100_000001
	(1_10010_0101110111)		(0_10100_0000011110)	1110)
0.75	-18.05	-18.07 (1_10011_0010000101)	29.64	29.64(0_10011_11011010
	(1_10011_001000011)		(0_10011_1101101000)	00)
1.75	-34.70	-34.08(1_10100 _0001010111	0.833	0.733(0_01110_1000000
	(1_10100_0001010110)		(0_01110_1010101010)	0)
-0.523599	23.0621	23.0625(0_10011_0111000100)	25.9448	25.9448(0_10011_100111
	(0_10011_0111000011)		(0_10011_1001111100)	1100)

Table 1.2

Below are the results obtained for x = 7, y = 34, theta = 1.75 rad



(d) FPo = Y' o_01110_1000000000 Figure 1.6 Waveforms

11000110_00100100

11010000_00101111 (01010000_01000000

'b 1100011}

Below are the results obtained for x = 7, y = 34, theta = 0.75 rad



Figure 1.7 Waveforms

5. Presentation slides and CODE



