

ISE Verilog Simulation - blinker_tb

Icarus Verilog + GTKWave driver for Xilinx ISE

ISE Project Navigator (M.63c) - /afs/ir.stanford.edu/class/ee108a/groups/18/lab3/lab3.xise - [Design Summary]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☐ Implementation ☒ Simulation

Design Overview

Summary

Parser Messages - Errors, Warnings, and Infos

ProjectMgmt:806 - "/afs/ir.stanford.edu/class/ee108a/groups/18/lab3/blinker_

GTKWave - simulation-output/blinker_tb.delgado4.ee108-4a/dump.ix2

File Edit Search Time Markers View Help

From: 0 sec To: 32 ns Marker: -- | Cursor: 5880 ps

SST

blinker_tb

Signals

Time

bs_sim[0]

clk_sim[0]

out_sim[0]

rst_sim[0]

Signals

bs_sim[0]

clk_sim[0]

out_sim[0]

rst_sim[0]

Filter:

Append

Insert

Replace

Waves

10 ns

20 ns

30 ns

first button press, output comes on.

second button press, output goes out

third button press, output comes on again.

last button press, button goes off for the last time

reset does nothing to mess with output.

Test results for blinker.v module.

Modelsim GUI launched successfully


Process Simulate Behavioral Model setup completed successfully, the GUI will be up in a moment.

Console

Errors

Warnings


Find in Files Results



These rates are stored independently. For example, you should be able to set Flash 1 to blink twice a second and Flash 2 to blink four times a second, and cycling through the states will not reset those blink rates. The rate control should be independent: pushing the up/down buttons in Flash 1 should only change the flash rate in state Flash 1, and pushing the up/down buttons in Flash 2 should only change the flash rate in state Flash 2.

Project architecture

The top-level module has been provided for you for this lab. Its inputs are up button.



ISE Verilog Simulation - programmable_blinker_tb

ISE Verilog Simulation - shifter_tb

Icarus Verilog + GTKWave driver for Xilinx ISE

03.xise - [Design Summary]

GTKWave - simulation-output/shifter_tb.delgado4.rm128-13/dump.ix2

File Edit Search Time Markers View Help

shifter_tb

Signals

clk_sim[0]

fast_sim[0]

out_sim[6:0]

rst_sim[0]

sl_sim[0]

sr_sim[0]

Waves

0 100 ns 200 ns

++ 10 20 40 20 10 08 00 08 04 02 01 02 04 08 00 08

the first three shifts cause a change in the output period, but not for the last

analogous cases for shift up and shift down in both fast and slow blinking modes

Waveform for shifter module testbench.

Filter:

Append Insert Replace

Console

INFO: Automatic do files created successfully.

Launching Modelsim GUI...

Modelsim GUI launched successfully

Process Simulate Behavioral Model setup completed successfully, the GUI will be up in a moment.

Console

Errors

Warnings

Find in Files Results

Status

Errors: No Errors

Compilation State: New

Warnings:

Simulation Results:

Design Constraints:

Timing Score:

Warnings

Infos

Generated

timer_tb

Signals

clk_sim[0]
count_en_sim[0]
load_value_sim[8:0]
out_sim[0]
rst_sim[0]

Time

clk_sim[0] =0
count_en_sim[0] =0
load_value_sim[8:0] =100
out_sim[0] =1
rst_sim[0] =0

Waves

counting down from differing load_values, starting from the smallest, 4, then increasing corresponding to each increase in flashing period. A "1" signal is output when count-down is complete, and when countdown begins (reset signal). The waveform shows what we expect to see, with countdown times taking an increasing amount of time to complete.

Test results for the timer.v module.

Filter:

AppendInsertReplace