
# Mining Security Critical Linear Temporal Logic Specifications for Processors

Calvin Deutschbein, Cynthia Sturton University of North Carolina at Chapel Hill


Hardware Security @ UNC



### Hardware May Contain Security Bugs




### Testing Works – But What To Test For?




#### **Research Question**

How can we find security critical properties for hardware verification and testing?

#### **Specification Mining**




LTL Input Templates: G(a -> b), a U G(b), G((a & b) -> c)



Properties: sr=0->rst=0 rst=0 U sr=x

#### Difficulties Find Security Properties







Too Many Properties

Properties Not Security Related

Properties Not Of Correct Form


#### Research Contribution

We type processor events and create a library of security-oriented typed templates for mining

#### What can be encoded in a register?


7	<some register=""></some>					

Register Type: Registers simply holds some value




This gives the value to be written to a register.

# Slice-Register: Internal Bits Have Semantic Meaning



This gives the opcode with no operands.



This shows if status is saved during exceptions.

#### Known Properties + Expertise = Typed Templates

1	Register-Register, U G(Register,)
2	G(Slice-Register <sub>a</sub> → Register-Register <sub>b</sub> )
3	$G((Slice-Register_a \land Slice-Register_b) \rightarrow Register-Register_c)$

# Without Typing There Are Many Properties

Sample Trace Mined 30 G( $x \rightarrow y$ )

reg\_a==1→ reg\_b==1 reg\_a==1

reg\_b==1

reg\_a==1→ reg\_c==reg\_d

reg\_c==0

reg\_d==0

reg\_c==reg\_d→ reg\_a==reg\_b reg\_a==reg\_b

reg\_c==reg\_d

#### Typing Events Reduces The Number

Sample Trace Mined 8  $G(R_b \rightarrow R-R_b)$ reg\_a==1 reg\_a==1 $\rightarrow$  reg\_a==reg\_b reg\_b==1 reg\_b==1 $\rightarrow$  reg\_c==reg\_b reg\_c==0 reg\_b==1 $\rightarrow$  reg\_a==reg\_b

 $reg\_a = reg\_b \qquad \qquad reg\_f = = 0 \rightarrow reg\_c = reg\_d$ 

reg\_c==reg\_d

reg\_d==0

### Type reg\_a,b Register, reg\_c,d Register-Register

Sample Trace

Mined 2 
$$G(R_b \rightarrow R-R_b)$$

$$reg_b==1 \rightarrow reg_c==reg_d$$

### Register Slices Uncover Sematic Meaning

Sample Trace

Mining G(a)

reg a==7

<no properties>

#tick

reg\_a==3

#tick

reg a==5

. . .

#### Register Slices Uncover Sematic Meaning

Sample Trace


Mining G(a)

G(reg a[0]==1)

#tick

- - -

#### **UNDINE Implements Typed Mining**




Input Typed LTL Templates RR<sub>a</sub> U G(R<sub>b</sub>),G(SR<sub>a</sub>  $\rightarrow$  RR<sub>b</sub>) G((SR<sub>a</sub>  $\land$  SR<sub>b</sub>)  $\rightarrow$  R-R<sub>c</sub>)


Input Type Information:


type(rst) = R, type(insn) = SR



#### Tested on 3 Processors








OR1200


mor1kx

RISC-V


## Example: x U y



#### Example: sr==esr U G(rst==1)




#### Example: Attack Status Register Initialization



Status and Exception Status Initialized Together

#### Example: Exploit by Triggering Exception



The Incorrect Value is Saved as Exception Status!

#### Thank you!

How can we find security critical properties for hardware verification and testing?

We type processor events and create a library of security-oriented typed templates for mining