

# Mining Security Critical Linear Temporal Logic Specifications for Processors


Calvin Deutschbein, Cynthia Sturton  
University of North Carolina at Chapel Hill

Hardware Security @ UNC




THE UNIVERSITY  
of NORTH CAROLINA  
at CHAPEL HILL

# Hardware May Contain Security Bugs



# Testing Works – But What To Test For?




## Research Question

How can we find security critical properties for hardware verification and testing?

# Specification Mining

Input Traces



LTL Input Templates:  
 $G(a \rightarrow b)$ ,  $a \text{ U } G(b)$ ,  
 $G((a \ \& \ b) \rightarrow c)$

Properties:  
 $sr=0 \rightarrow rst=0$   
 $rst=0 \text{ U } sr=x$

# Difficulties Find Security Properties



Too Many  
Properties



Properties Not  
Security Related



Properties Not  
Of Correct Form

## Research Contribution

We type processor events and create a library of security-oriented typed templates for mining

What can be encoded in a register?

7


<some register>

0






**Register Type:** Registers simply holds some value




This gives the value to be written to a register.

## Slice-Register: Internal Bits Have Semantic Meaning



This gives the opcode with no operands.

## Register-Register: Two Registers Must Be Equal



This shows if status is saved during exceptions.

# Known Properties + Expertise = Typed Templates

1	$\text{Register-Register}_a \cup G(\text{Register}_b)$
2	$G(\text{Slice-Register}_a \rightarrow \text{Register-Register}_b)$
3	$G((\text{Slice-Register}_a \wedge \text{Slice-Register}_b) \rightarrow \text{Register-Register}_c)$

## Without Typing There Are Many Properties

Sample Trace

reg\_a==1

reg\_b==1

reg\_c==0

reg\_d==0

reg\_a==reg\_b

reg\_c==reg\_d

Mined 30  $G(x \rightarrow y)$

reg\_a==1  $\rightarrow$  reg\_b==1

...

reg\_a==1  $\rightarrow$  reg\_c==reg\_d

...

reg\_c==reg\_d  $\rightarrow$  reg\_a==reg\_b

# Typing Events Reduces The Number

## Sample Trace

reg\_a==1

reg\_b==1

reg\_c==0

reg\_d==0

reg\_a==reg\_b

reg\_c==reg\_d

Mined 8  $G(R_b \rightarrow R - R_b)$

reg\_a==1  $\rightarrow$  reg\_a==reg\_b

reg\_a==1  $\rightarrow$  reg\_c==reg\_d

reg\_b==1  $\rightarrow$  reg\_a==reg\_b

...

reg\_f==0  $\rightarrow$  reg\_c==reg\_d

Type reg\_a,b **Register**, reg\_c,d **Register-Register**

Sample Trace

reg\_a==1

reg\_b==1

reg\_c==0

reg\_d==0

reg\_a==reg\_b

reg\_c==reg\_d

Mined 2  $G(\mathbf{R}_b \rightarrow \mathbf{R-R}_b)$

reg\_a==1  $\rightarrow$  reg\_c==reg\_d

reg\_b==1  $\rightarrow$  reg\_c==reg\_d

# Register Slices Uncover Sematic Meaning

Sample Trace

reg\_a==7

#tick

reg\_a==3

#tick

reg\_a==5

...

Mining  $G(a)$

<no properties>



# Register Slices Uncover Sematic Meaning

Sample Trace

reg\_a[0]==1

reg\_a[1]==1

reg\_a[2]==1

#tick


reg\_a[0]==1

...

Mining  $G(a)$

$G(\text{reg\_a}[0]==1)$

# UNDINE Implements Typed Mining




Security Properties:  
 $G(\text{GPRO} == 0)$   
 $\text{esr} == \text{sr} \cup \text{rst}$


Input Typed LTL Templates  
 $RR_a \cup G(R_b), G(SR_a \rightarrow RR_b)$   
 $G((SR_a \wedge SR_b) \rightarrow R - R_c)$

Input Type Information:  
 $\text{type}(\text{rst}) = R, \text{type}(\text{insn}) = SR$


# Tested on 3 Processors



OR1200




mor1kx




RISC-V


Example:  $x \cup y$



Example:  $sr == esr \cup G(rst == 1)$




## Example: Attack Status Register Initialization



Status and Exception Status Initialized Together

## Example: Exploit by Triggering Exception



The Incorrect Value is Saved as Exception Status!

Thank you!

How can we find security critical properties for hardware verification and testing?

We type processor events and create a library of security-oriented typed templates for mining