

EE 457 Unit 7c

Cache Coherency

Exploiting Parallelism

- With increasing transistor budgets of modern processors (i.e., can do more things at the same time) the question becomes how do we find enough *useful* tasks to increase performance, or, put another way, what is the most effective way of exploiting parallelism!
- Many types of parallelism available
 - Instruction Level Parallelism (ILP): Overlapping instructions within a single process/thread of execution
 - Data Level Parallelism (DLP): Overlap an operation (instruction) that is to be applied independently to multiple data values (usually, an array) for (int i=0; i < MAX; i++) { A[i] = A[i] + 5; }</p>
 - Thread Level Parallelism (TLP): Overlap execution of multiple processes/threads




Parallel Processing Paradigms

- SISD = Single Instruction, Single Data (ILP)
 - Uniprocessor
- SIMD = Single Instruction, Multiple Data (DLP)
 - Multimedia/Vector Instruction Extensions,
 Graphics Processor Units (GPU's)
- MIMD = Multiple Instruction, Multiple Data (TLP)
 - CMP, CMT, Parallel Programming

Key:


- CU: Control Unit (Instruction fetch + decode)
- **PE**: Processing Element (ALU, etc.)
- **MU**: Memory Unit





Typical CMP Organization

- CMP = Chip Multiprocessor (aka "multi-core")
 - Exploits TLP by having separate cores






Example of incoherence

if P2 Writes X we


Cache Coherency

- Most multi-core processors are shared memory systems where each processor has its own cache
- For this discussion "\$" is the last level of private cache and M is the shared level (whether it be L3 or main memory)
- Problem: Multiple cached copies of same memory block
 - Each processor can get their own copy, change it, and perform calculations on their own different values...INCOHERENT!
- Solution: Snoopy caches...





Snoopy or Snoopy








Coherence Definition

 A memory system is coherent if the value returned on a Load instruction (memory read) is always the value given by the LATEST Store instruction (memory write) in the system with the same address




ISCA '90 Tutorial "Memory System Architectures for Tightly-coupled Multiprocessors", Michel Dubois and Faye A. Briggs © 1990.



Incoherent Systems


 This simple definition allows to understand the basic problems of private caches in multi-processor systems (whether they be write-through or write-back)






Coherence Strategies

- Multiple readers are fine (no issues)
- Two options when a block is modified (written)
 - Invalidation Strategy: Invalidate all other sharers and make them come back to you to get a fresh copy
 - Update Strategy: Go out and update everyone else's copy (potentially unnecessarily)




Coherency with Write Through

- Solving coherency is "easier" with write-through caches since all writes propagate to the shared memory.
- Other caches simply snoop (listen) to write operations on the bus and INVALIDATE their copy
- More details at the end of the slide packet but we will focus and expect you to know coherency solutions for write-back caches




Coherency with Write-Back

- "Snooping" caches using invalidation policy is the most common
 - Caches monitor activity on the bus looking for invalidation messages
 - If another cache needs a block that you have the latest version of, forward it to them and memory




Coherence Implementation


 A tag replica can be maintained to allow parallel access from both processor and snooping logic (bus interface)



State from Local / Remote View

- Simplified state/action diagram shows only local and remote memory operations
 - R(n): Read of block b by processor n
 - W(n): Write into block b by processor n
- Solid lines: action initiated by the local processor
- Dotted lines: action initiated by a remote processor (incoming bus request to local processor)






i = Local cache k = Remote cache

Write-Through Invalidation Strategy

Request/Response Definitions

- A more detailed understanding of coherency requires understanding requests and responses from both the local processor and the bus interface
- Cache block state (state and transitions maintained for each cache block)
 - Format of transitions: Request (Input Action) / Response (Output Action)
 - Pr = Processor



Michel Dubois, Murali Annavaram and Per Stenström © 2011.


Write-Back Cache Definitions

We will focus on write-back cache coherency protocols

Acronyms	Description				
PrRd	Processor Read				
PrWr	Processor Write				
BusRd	Read request for a block				
BusUpgr	Invalidate other copies				
BusRdX	Read block and invalidate other copies				
Flush	Supply a block to a requesting cache				
s / ~s	Shared line is activated / deactivated (Another processor has a copy of this block)				

Cache Block State Notes

- Note that these state diagrams are high-level
 - A state transition may take multiple clock cycles
 - The state transition conditions may violate allinclusive or mutually-exclusive requirements




- There may be several other intermediate states
- Events such as replacements may not have been covered


Write-Back Cache Coherence Concerns 3-state "MSI" Protocol

- Write invalidate protocols ("Ownership Protocols")
- Basic 3-state (MSI) Protocol
 - I = INVALID: Replaced (not in cache) or invalidated
 - RO (Read-Only) = Shared: Processors can read their copy.
 Multiple copies can exist. Each processing having a copy is called a "Keeper"
 - RW (Read-Write) = Modified: Processors can read/write its copy. Only one copy exists. Processor is the "Owner"

Write Invalidate Snoopy Protocol




Remote Read – R(k)




If you have the only couple and another processor wants to read the data

The other processor goes from invalid to read-only


Local Write – W(i)



Remote Read – R(k)




Write Invalidate Snoopy Protocol




Acronyms	Description		
PrRd	Processor Read		
PrWr	Processor Write		
BusRd	Read request for a block		
BusUpgr	Invalidate other copies		
BusRdX	Read block and invalidate other copies		
Flush	Supply a block to a requesting cache		
s / ~s	Shared line is activated / deactivated (Another processor has a copy of this block) (unused for MSI)		

Remote Read



I demote myself from Modified to Shared to let you promote yourself from Invalid to Shared

Local Write



I promote myself from Shared to Modified. Sorry, please demote yourself from Shared to Invalid

Read miss:

- If the block is not present in any other cache, or if it is present as a Shared copy, then the memory responds and all copies remain shared
- If the block is present in a different cache in Modified state, then that cache responds, delivers the copy and updates memory at the same time; both copies become Shared

Read Hit

No action is taken

Write Invalidate Snoopy Protocol

Write hit:

- If the local copy is Modified then no action is taken
- If the local copy is Shared, then an invalidation signal must be sent to all processors which have a copy

Write Invalidate Snoopy Protocol

Write miss:

- If the block is Shared in other cache or not present in other caches, memory responds in both cases, and in the first case all shared copies are invalidated
- If the block is Modified in another cache, that cache responds, then Invalidates its copy

Replacement

If the block is Modified, then memory must be updated

Coherency Example


Processor Activity	Bus Activity	P1 \$ Content	P1 Block State (M,S,I)	P2 \$ Content	P2 Block State (M,S,I)	Memory Contents
		-	-	-	-	А
P1 reads block X	BusRd	Α	S	+	-	Α
P2 reads block X	BusRd	Α	S	Α	S	Α
P1 writes block X=B	BusUpgr	В	M	+	1	Α
P2 reads block X	BusRd / Flush	В	S	В	S	В

Updated Coherency Example

Processor Activity	Bus Activity	P1 \$ Content	P1 Block State (M,S,I)	P2 \$ Content	P2 Block State (M,S,I)	Memory Contents
		-	-	-	-	Α
P1 reads block X	BusRd	А	S	-	-	А
P1 writes X=B	BusUpgr	В	M	-	-	А
P2 writes X=C	BusRdX / Flush	-	1	С	M	В
P1 reads block X	BusRd	С	S	С	S	С

Problem with MSI

- Read miss followed by write causes two bus accesses
- Solution: MESI
 - New "Exclusive" state that indicates you have the only copy and can freely modify




Exclusive State & Shared Signal

- Exclusive state avoid need to perform BusUpgr when moving from Shared to Modified even when no other copy exists
- New state definitions:
 - Exclusive = only copy of unmodified (clean) cache block
 - Shared = multiple copies exist of modified (dirty) cache block
- New "Shared" handshake signal is introduced on the bus
 - When a read request is placed on the bus, other snooping caches assert this signal if they have a copy
 - If signal is not asserted, the reader can assume exclusive access


Updated MESI Protocol

Convert RO to two states: Shared & Exclusive



Updated MESI Protocol

Final Resulting Protocol



MESI

Processor Activity	Bus Activity	P1 \$ Content	P1 Block State (MESI)	P2 Block State (MESI)	P3 Block State (MESI)	Memory Contents
		-	-	-	-	А
P1 reads block X	BusRd	А	E	-	-	Α
P1 writes X=B	-	В	M	-	-	А
P2 reads X	BusRd / Flush	В	S	S	-	В
P3 reads block X	BusRd	В	S	S	S	В

When P3 reads and the block is in the shared state, the slow memory supplies the data.

We can add a "Forwarder" state where one cache takes responsibility of a shared block and supplies it quickly to other readers when they request it. The result is MESIF.


Forward State (MESIF)

- In original MSI, remote miss of a block that other cache(s)
 have in the Shared state is serviced by memory
 - This is slow
- Ideally, we would want one of the caches with a shared copy to supply the block
 - Elect one of the caches who has the block in the Shared state to be the "Forwarder"
 - "Forwarder" role is transferred to the requesting cache with the block (when it is supplied by the old forwarder)
 - If "forwarder" is invalidated, we defer to the slower main memory to supply
- Summary: Forwarder is responsible for...
 - Handling requests for (supplying a copy of) CLEAN data when another cache requests it

Owned State


- In original MSI, lowering from M to S or I causes a flush of the block
 - This also causes an updating of main memory which is slow
- It is best to postpone updating main memory until absolutely necessary
 - The M=>S transition is replaced by M=>O
 - Main memory is left in the stale state until the Owner needs to be invalidated in which case it is flushed to main memory
 - In the interim, any other cache read request is serviced by the owner quickly
- Summary: Owner is responsible for...
 - Supplying a copy of the block when another cache requests it
 - Transferring ownership back to main memory when it is invalidated

MOESI






Characteristics of Cached Data




MOESI State Pairs





DIRECTORY-BASED COHERENCE

Symmetric Shared-memory Processor (SMP)



SMP = most multicore systems


- Share a single memory
- Using a single address space
- Uniform memory access
 (UMA) latency from all cores
- Only up to approx. 32 cores

What about AWS **x1.32xlarge** with <u>64 cores</u>? Multi-socket!

- It uses 4 x (16-core CPU)
- Memory/address space is still shared, but latency is not uniform... (NUMA, see next)


Shared-memory: each core can access/address the entire memory; **Symmetric:** uniform access time

Distributed Shared-memory System (DSM)



Shared-memory: each core can access/address the entire memory; **Distributed:** more bandwidth; faster local memory

Datacenter Cluster



Memory is not shared! Nodes have different address spaces; use message-passing protocols or RPCs to exchange data

Directory-Based Coherence: Why?

Memory is distributed to increase bandwidth

Distributed shared-memory (DSM) used in multi-CPU systems

- Each CPU has its own memory and DDR4 channels (34 GB/s)
- We can write more data in parallel (more bandwidth)

Snooping broadcasts are not scalable


Snooping protocols require broadcasts to L1/L2 caches of <u>all cores</u> of <u>all CPUs</u> at <u>every miss</u> (read/write). Every core has to handle every miss event in the system (ignoring most)... not scalable!

Solution: Directory-Based Coherence Protocols


- Each CPU has a directory with state of blocks of its memory
- It knows which local/remote cores have copies of the blocks
- It forwards invalidate/data-fetch requests to those cores only

Easy to implement at L3 cache; used also for SMPs (e.g., Intel i7)


Example of Directory at L3 cache




a) Core1 reads blocks 0,1,2,3; read miss to directory; data received




d.1) Core2 sends read miss to directory; which asks Core1 to writeback to L3



b) Core2 reads blocks 0,1,4,5; read miss to directory; data received



d.2) Directory sends modified version of the block to Core2




c) To write to block 0 in L1, Core1 <u>asks</u> the directory to send an invalidate message to <u>nodes with the block</u>;
Core2 receives it and invalidates; then, Core1 can modify block 0.


Key Points

- The directory forwards invalidate/data requests
- ... only to cores with the specific block (<u>better scalability</u>, <u>more</u> <u>latency</u>)

Directory-Based Protocol: At each cache



Directory-Based Protocol: At each directory



Shared
Copies at
core set
S

remote read miss at i: $S = S + \{i\}$, send data to i

Each L1/L2 controller uses these state transitions to decide the state of blocks in its local L1/L2 caches.


<u>Very similar to snooping protocol</u>, but invalidation/fetch interacts <u>with</u> <u>the directory</u> (at the CPU where it is stored in memory).

Fetch/invalidate commands received only for blocks managed by this core

HOW TO READ

BACKUP

Write Invalidate Snoopy Protocol




Dual directory of tags is maintained to facilitate snooping

Write Through Caches

The bus interface unit of each processor
 "watches" the bus address lines and
 invalidates the cache when the cache contains
 a copy of the block with the modified word

Cache Hierarchy

- A hierarchy of cache can help mitigate the cache miss penalty
- L1 Cache
 - 64 KB
 - 2 cycle access time
 - Common Miss Rate ~ 5%
- L2 Cache
 - 1 MB
 - 20 cycle access time
 - Common Miss Rate ~ 1%
- Main Memory
 - 300 cycle access time



Credits

- Some of the material in this presentation is taken from:
 - Computer Architecture: A Quantitative Approach
 - John Hennessy & David Patterson
- Some of the material in this presentation is derived from course notes and slides from
 - Prof. Michel Dubois (USC)
 - Prof. Murali Annavaram (USC)
 - Prof. David Patterson (UC Berkeley)








BACKUP

Coherence Definition

- A memory system is coherent if the value returned on a Load instruction is always the value given by the latest Store instruction with the same address
- This simple definition allows to understand the basic problems of private caches in MP systems




Write Through Caches

- The bus interface unit of each processor "watches" the bus address lines and invalidates the cache when the cache contains a copy of the block with modified word
- The state of a memory block b in cache i can be described by the following state diagram
 - State INV: there is no copy of block b in cache i or if there is, it is invalidated
 - State VAL: there is a valid copy of block b in cache i


Write Through Snoopy Protocol

- R(k): Read of block b by processor k
- W(k): Write into block b by processor k
- Solid lines: action taken by the local processor
- Dotted lines: action taken by a remote processor (incoming bus request)



Bus vs. Processor Actions

- Cache block state (state and transitions maintained for each cache block)
 - Format of transitions: Input Action / Output Action
 - Pr = Processor Initiated Action
 - Bus = Consequent action on the bus



Write-Through Requests/Responses

 A more detailed understanding of coherency requires understanding requests and responses from both the local processor and the bus interface

Acronyms	Description
PrRd	Processor Read
PrWr	Processor Write
BusRd	Read request for a block
BusWrite	Write a word to memory and invalidate other copies
BusRdX	Read block and invalidate other copies
BusUpdate	Update other copies (Only for update strategies)