Christophe Daffin CS 530 HW #2

1-2,4) a) The overall size of the second-level cache is 2 mB. This is shown on the graph because the 2mB arran is the smallest array that is part of the top plateau. The block size of the cache is 128B because that is the stride size where the top plateau starts.

b) The miss perkty of the second level cache is 100 ns. This is the

read time of the top plateau.

c) The associativity of the cache is 8-wy because the read time of the large array drops from miss tim to hit time when the stride is 8.

d) The main memory size is 512 mB because the 512 mBarrag has such high read times that it's not even on the graph.

2-2.8) a) direct mapped: 0,8625 ns

2-way associative: 1.1206 ns 4-way associative: 1.3714 ns as associativity goes of, so does access fine.

b) 16K: 1.2688 ns 32K: 1.3489 ns 64K: 1.3714 ns

as size goes up, so does access time

3-B.1) a) AMAT = 1 + (0.05)(105) = 6,25 cycles

6) assume hit rate = 69K = 0.00025

So miss rate = 1-hit rate = 1-0,00025 = 0,89975

AMAT = 1 + 0.99975 (105) = 105,974 Cycles

The principle of locality is very important. Without it, cache would not mell any, it would actually hurt performance.

4-B9) both cuties how 8 lines (though size doesn't matter for this to work, the address pattern would just have to be scaled Repeating the following address pattern would cause the direct imped to have a 66% miss rate comparred to

100% for a direct mapped, as shown below

10018	in ac	1100 map	pea, 05 50	10W1 DE10	W .			
						set	2-way	
0	m	m	0	0		0 {	XX4 XXII	TY'L
4	m	M	2			15		1. 6
12	M	M	4 5	412412		25		
0	H	M	0			3{	-	
4	· M	M						
12	M	M						
0	Hl	M						
		Address direct O M 4 M 12 M O H 4 M	Address direct 2 way O M M 4 M M 12 M M O H M 4 M	Address direct 2 was Index O M M 4 M M 2 12 M M 5 O H M 7 4 M M 7	Address direct 2 way Index direct O M M 4 M M 12 M M O H M M O H M M O H M M O M M O M M M O M M M	0 M M 3 4 M M 3 12 M M 4 HIXH12 0 H M 6 4 M M	Address direct 2 way Index direct set 0 M M 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Address direct 2 way O M M M O SHY Y MIXYIZ O H M M O STY Y MIXYIZ O H M M O M O STY O S

5-B	.12) V Page#	TLB	Pg Table					
		M	F					
	5	H	X					
	9	M	F					
	14	m	F					
	10	W	M					
	6	M	H					
	15	M	H					
	12	M	H					
	7	M	H					
8	2	M	F					
(a) a)) 4 byteshood = 20	18 words	gwords/Hoch = 256 lines					
) Assuming 325							
			is - block offset 8 bits - index					
	so tag = 32 -	2-3-8=	19 bits					
((256 + ass = 3)	256 × 19 =	4864 5its					
	256 valid 5its	, 256 dirty	5its, 65336 data 5its					
	Total = 4864	+ 256 + 250	6+65536 = 70512 bits					
7) d)	1 4 Sterkind = 8 Marchs	16/och = 25	6 lines (in 64 sets)					
			bils - block offset lobils - set index					
	tag = 32-2-3	3-6=21	5 ils					
f.) 256 tags = 25	i6(21) = 53	76 bifs					
	256 valid bit	s, 256 dir	th bils, 65536 chata bils					
	assuming ran	dom replacen	nent, so no LPV bits					
	Total = 5376	e + 256 + 25	6+65536 = 71424 bits					
8) Pag	gu = 4 kB 50	page offse	+ = 12 bits					
Vi	ctual pg # = 20	bits so	2" entries and physical address = 2465its					
l	physical addres = 12 bits pg # + 12 bits pg offset so total = (20)(12) = 12382912 sits							
	so total = (200)	(12) = 12	3829125HS					
9								

9) Address	Roult		000	00000	7	
4	m		tag	0000 c	block o-	fret
7	H		, , ,	TAC	icy	
15	M		F;	ral Sta	te:	
11	M	Set	Index	Tag		lods)
13	1-1		0		0,1,2	
2	M	10	1	10000	18,9,10	, 11
9	H	1	2		12,13,	Solution of Parishment work
32	m	l.	3	00010	120,21	22,23
45	~				M	
1	M					
9	M					
7	M					
8	H					
52	M					
7	m			M		
12	M					

10

....

10) Address	Result	Q	200,00	00		
4	M	1000,0000 tolock offset				
7	H	(a)				
15	M		Firel St.	ate:		
11	M	Index	Tag	Data (words)		
13	H	0		0,1,2,3		
2	M	1	0001	20,21,22,23		
9	H	Z	0000	8,9,10,11		
32	M	3		12,13,14,15		
45	M		•	, , , , , ,	&	
1	M					
9	1-1					
7	Н					
8	H					
52	M					
21	M					
12	m					