
9/5/14 CS530 HWAI

Christopher Daffron

1-1.13) a) If choosing based only on the overll SPEC performance, I would choose the Itanium 2, because its overall splet ratio of 27.12 is higher than the Option's SPEC ratio of 20.86

b) 60% weprise, 20% among, 20% agsi (.6)(0.92) + (0.20)(1.03) + (0,20)(0.65) = 0.888 = itanium time

2-1.14)



() Proportion of computation fine = (0.555)(10)+(1-0.555)(1) = 0,1109

d) 5=(1-F)+ F F= 0.888 88.8% vectorization is required for half of max speedup

e) with 20 x speed-p and 70% vectorination, speedup = (1-0.7) + 0.7 = 2.985 to get 2.185 overall speedup with 10 x vector speedup, they need 2985 = (1-F)+= F=0.739, so need a 73.9% vectorization

3-1.15)

a) Eq from c soure,  $0.5 = \frac{(x)(1/3)}{(x)(1/3) + (1-x)(1/3)} \times = 0.909$ speedup = (1-0,909) + 70 = 5,5

b) As equated in part a, 90.990 of the original execution time has been converted to fast mode.

4-A.1) Assuming the instructions fit into the fullow types:

ALM: add, sub, mul, compare, ladimm, cond move, shift, AND, OR, XOR, other

Load Stra: load, store,

Conditional Branch: cond branch

Jump: jump, call, return

ALU proportion: gap: 50,1010 gcc: 47,201. Overall: 48,65%

L13 proportion: gap: 36.8% gcc: 38.3% overall: 37.55%

Cond Branch: gap: 9,3% gcc: 12,1% overall: 10,7%

Jomp: gap: 4010 gcc: 1,90/0 overall: 2,950/0

OVER (0,107) (0,4865) (1.0 CPI) + (0,3755) (1.4 CPI) + (0,107) (0,6) (2,0CPI) + (0,107) (0,107) (0,107) (0,107) (0,107) (1.5 CPI) + (0,0295) (1.7 CPI) = 1.24 CPT

5-A.3) Assuming the following:

ALU: add, sub, mv1, compere load imm, cond move, shift, AND, OR, XOR, oth logical

Lls: load, store

Cond Branch: cond branch

Jump: jump, call, return

FP multiply: mul FP

FP add: add FP

FP dir: dir FP

FP 45: load FP, store FP

offer FP: sub FP, more reg-reg FP, compare FP, cond mov FP, othe FP

Proportions: ALV: 32,85°10 US: 12,2°10 Cond Signal: 0,95°10

Jump: 0% FP mul: 7,15% FP add: 8,6% FP div: 0.15%

FP L/5: 28.10/6 other FP: 9.1%

OVER 11 CPI = (0.3285)(1,0CPI) + (0.122)(1.4CPI) + (0.085)(0.6)(2.0CPI) + (0.0095)(0.4)(1.5CPI) + (0.0815)(6.0) + (0.086)(4.0CPI) + (0.0015)(20.0CPI) + (0.281)(1.5) + (0.091)(2.0CPI) = 1.9829 CPI

- 6-A,8) a) Yes, it is possible. Have all 0 address instructions beginning the 111/11, leaving 6 bits for the instruction opcode, all I address instructions begin with 11, leaving 5 bits for the address and 5 bits for the opcode, and have 2 address instructions start with 00,01,00 10
  - b) No, it is not possible. This is because adding an extra instruction to the 2 address instructions would require all 0 address instructions to begin with 111111, only leaving 5 bits for the opcode, so there can only be 32 instructions
  - c) There could still only be 31 ore address instructions, because there are only 5 bits available for opcode after taking 5 for address and 2 for the two-address opcodes and the last option, 111111 must be reserved to signify a zero-address opcode.

7-A.11)

32-bit size: (1 byte-chc) + (1 byte-bool) + (2-bytes-waste) + (4 bytes-int) +

(8 bytes-double) + (2bytes-short) + (2bytes-chart) + (4 bytes-float) + (

(8 bytes-double) + (4bytes-chart) + (4bytes-float) + (4bytes-int) = 44 bytes

recreanged: (16yte-che) + (1-byte-char) + (2byte-short) + (4byte-int) + (8byte-double) +

(8 byte-double) + (4byte-float) + (4byte-int) + (4byte-chart) + (4byte-chart)

A.20) ALU: 48% LIS: 36% Cond Branch: 12% Jump: 3%.

A) ALU -> 0 Sits offset -> 16 bit instruction

LIS -> 30,4°10 Obit, 41,2°10 8 bit, 28,4°10 16 bit, 6,5°10 74 5it

Cond Branch/Jump > 0,1°10 Obit, 90,4°10 8 bit, 9°10 16 bit, 6,5°10 74 5it

Average Length = (165,45) (6.48) + (165,45) (6.36) (6.364) + (16 + 8) (6.36) (6.48) + (16) (6.15) (6.005) + (16+16) (6.15) (6.005) + (16+24) (6.15

c) 100% of instructions are 5 bytes

100 inst = 500 bytes