# 4.1) Convert the following C code to MIPS and VMIPS

```
for (k = 0; i < seq length; k++)
          \texttt{clP[h++]} = (\texttt{tiPL[AA]} * \texttt{clL[A]} + \texttt{tiPL[AC]} * \texttt{clL[C]} + \texttt{tiPL[AG]} * \texttt{clL[G]} + \texttt{tiPL[AT]} * \texttt{clL[T]}) *
(tiPR[AA]*clR[A] + tiPR[AC]*clR[C] + tiPR[AG] * clR[G] + tiPR[AT]*clR[T]);
          \mathtt{clP}[\texttt{h++}] = (\mathtt{tiPL}[\texttt{CA}] \ * \ \mathtt{clL}[\texttt{A}] \ + \ \mathtt{tiPL}[\texttt{CC}] \ * \mathtt{clL}[\texttt{C}] \ + \ \mathtt{tiPL}[\texttt{CG}] \ * \mathtt{clL}[\texttt{G}] \ + \ \mathtt{tiPL}[\texttt{CT}] \ * \mathtt{clL}[\texttt{T}]) \ *
(tiPR[CA]*clR[A] + tiPR[CC]*clR[C] + tiPR[CG] * clR[G] + tiPR[CT]*clR[T]);
          {\tt clP[h++] = (tiPL[GA] * clL[A] + tiPL[GC]*clL[C] + tiPL[GG]*clL[G] + tiPL[GT]*clL[T]) *}
(tiPR[GA]*clR[A] + tiPR[GC]*clR[C] + tiPR[GG] * clR[G] + tiPR[GT]*clR[T]);
          clP[h++] = (tiPL[TA] * clL[A] + tiPL[TC]*clL[C] + tiPL[TG]*clL[G] + tiPL[TT]*clL[T]) *
(tiPR[TA]*clR[A] + tiPR[TC]*clR[C] + tiPR[TG] * clR[G] + tiPR[TT]*clR[T]);
          clL += 4;
          clR += 4;
          tiPL += 16;
          tiPR += 16;
```

### Assumptions for MIPS code:

Assuming seq\_length is stored in R1

```
ADDI R2, R0, #0
                                     # Initialize k to be 0
LOOP:
              L.S F1, 0(RtiPL)
                                    # Load tiPL[AA] into F1
              L.S F2, 0 (RclL)
                                    # Load clL[A] into F2
              MUL.S F1, F1, F2
                                    # Store tiPL[AA] * ClL[A] in F1
              L.S F2, 4(RtiPL)
                                    # Load tiPL[AC] into F2
              L.S F3, 4(RclL)
                                    # Load clL[C] into F3
              MUL.S F2, F2, F3
                                    # Store tiPL[AC] * clL[C] in F2
              L.S F3, 8(RtiPL)
                                    # Load tiPL[AG] into F3
              L.S F4, 8 (RclL)
                                    # Load clL[G] into F4
                                     # Store tiPL[AG] * clL[G] in F3
              MUL.S F3, F3, F4
              L.S F4, 12(RtiPL)
                                    # Load tiPL[AT] into F4
              L.S F5, 12(RclL)
                                    # Load clL[T] into F5
              MUL.S F4, F4, F5
                                    # Store tiPL[AT] * clL[T] into F4
              ADD.S F1, F1, F2
              ADD.S F1, F1, F3
              ADD.S F1, F1, F4
                                     # First half of equation
              L.S F2, 0(RtiPR)
                                    # Load tiPR[AA] into F2
              L.S F3, 0(RclR)
                                     # Load clR[A] into F3
                                    # Store tiPR[AA] * clR[A] into F2
              MUL.S F2, F2, F3
              L.S F3, 4(RtiPR)
                                    # Load tiPR[AC] into F3
              L.S F4, 4(RclR)
                                     # Load clR[A] into F4
              MUL.S F3, F3, F4
                                     # Store tiPR[AC] * clR[A] into F3
              L.S F4, 8(RtiPR)
                                     # Load tiPR[AG] into F4
              L.S F5, 8(RclR)
                                     # Load clR[G] into F5
              MUL.S F4, F4, F5
                                     # Store tiPR[AG] * clR[G] into F4
              L.S F5, 12(RtiPR)
                                    # Load tiPR[AT] into F5
               L.S R6, 12(RclR)
                                    # Load clR[T] into F6
```

```
MUL.S F5, F5, F6
                     # Store tiPR[AT] * clR[T] into F5
ADD.S F2, F2, F3
ADD.S F2, F2, F4
ADD.S F2, F2, F5
                      # Second half of equation
MUL.S F1, F1, F2
                      # Multiply halves of equation
S.S F1, 0(RclP)
                      # Store into clP
ADDI RclP, RclP, #4
                     # Increment h
# Do the same thing 3 more times
L.S F1, 16(RtiPL)
L.S F2, 0(RclL)
MUL.S F1, F1, F2
L.S F2, 20 (RtiPL)
L.S F3, 4(RclL)
MUL.S F2, F2, F3
L.S F3, 24(RtiPL)
L.S F4, 8(RclL)
MUL.S F3, F3, F4
L.S F4, 28 (RtiPL)
L.S F5, 12(RclL)
MUL.S F4, F4, F5
ADD.S F1, F1, F2
ADD.S F1, F1, F3
ADD.S F1, F1, F4
L.S F2, 16(RtiPR)
L.S F3, 0(RclR)
MUL.S F2, F2, F3
L.S F3, 20 (RtiPR)
L.S F4, 4(RclR)
MUL.S F3, F3, F4
L.S F4, 24(RtiPR)
L.S F5, 8(RclR)
MUL.S F4, F4, F5
L.S F5, 28(RtiPR)
L.S F6, 12(RclR)
MUL.S F5, F5, F6
ADD.S F2, F2, F3
ADD.S F2, F2, F4
ADD.S F2, F2, F5
MUL.S F1, F1, F2
S.S F1, 0(RclP)
ADDI RclP, RclP, #4
L.S F1, 32(RtiPL)
L.S F2, 0(RclL)
```

MUL.S F1, F1, F2

L.S F2, 36(RtiPL) L.S F3, 4(RclL) MUL.S F2, F2, F3

L.S F3, 40(RtiPL) L.S F4, 8(RclL) MUL.S F3, F3, F4

L.S F4, 44 (RtiPL) L.S F5, 12 (RclL) MUL.S F4, F4, F5

ADD.S F1, F1, F2 ADD.S F1, F1, F3 ADD.S F1, F1, F4

L.S F2, 32(RtiPR) L.S F3, 0(RclR) MUL.S F2, F2, F3

L.S F3, 36(RtiPR) L.S F4, 4(RclR) MUL.S F3, F3, F4

L.S F4, 40 (RtiPR) L.S F5, 8 (RclR) MUL.S F4, F4, F5

L.S F5, 44 (RtiPR) L.S F6, 12 (RclR) MUL.S F5, F5, F6

ADD.S F2, F2, F3 ADD.S F2, F2, F4 ADD.S F2, F2, F5

MUL.S F1, F1, F2

S.S F1, 0(RclP)

ADDI RclP, RclP, #4

L.S F1, 48(RtiPL) L.S F2, 0(RclL) MUL.S F1, F1, F2

L.S F2, 52(RtiPL) L.S F3, 4(RclL) MUL.S F2, F2, F3

L.S F3, 56(RtiPL) L.S F4, 8(RclL) MUL.S F3, F3, F4

L.S F4, 60 (RtiPL) L.S F5, 12 (RclL) MUL.S F4, F4, F5

ADD.S F1, F1, F2 ADD.S F1, F1, F3 ADD.S F1, F1, F4

```
L.S F2, 48 (RtiPR)
L.S F3, 0(RclR)
MUL.S F2, F2, F3
L.S F3, 52 (RtiPR)
L.S F4, 4(RclR)
MUL.S F3, F3, F4
L.S F4, 56(RtiPR)
L.S F5, 8(RclR)
MUL.S F4, F4, F5
L.S F5, 60 (RtiPR)
L.S F6, 12(RclR)
MUL.S F5, F6, F6
ADD.S F2, F2, F3
ADD.S F2, F2, F4
ADD.S F2, F2, F5
MUL.S F1, F1, F2
S.S F1, 0(RclP)
ADDI RclP, RclP, 4
\# Increment clL, clR, tiPL, tiPR, and k
ADDI RclL, RclL, #16
ADDI RclR, RclR, #16
ADDI RtiPL, RtiPL, #64
ADDI RtiPR, RtiPR, #64
ADDI R2, R2, #1
BNE R2, R1, LOOP # Check if done
```

### Assumptions for VMIPS:

# • seq\_length is in R1

```
ADDI VL, RO, #4
                                    # Set the vector length to 4
              ADDI R2, R0, #0
                                    # Initialize k to be 0
LOOP:
              LV V1, 0(RtiPL)
                                    # Load 4 elements of tiPL
              LV V2, 0(RclL)
                                    # Load 4 elements of clL
              MULVV.S V1, V1, V2
                                    # Multiply tiPL and clL
              SUMR.S F1, V1
                                     # Summation
              LV V2, 0(RtiPR)
                                    # Load 4 elements of tiPR
              LV V3, 0(RclR)
                                     # Load 4 elements of clR
              MULVV.S V2, V2, V3
                                   # Multiply tiPR and clR
              SUMR.S F2, V2
                                     # Summation
              MUL.S F1, F1, F2
                                     # Multiply summations
              S.S F1, 0(RclP)
                                    # Store in clP
              ADDI RclP, RclP, #4 # Increment clP
              ADDI RtiPL, RtiPL, #16 # Increment tiPL by 4
              ADDI RtiPR, RtiPR, #16 # Increment tiPR by 4
              # Do the same thing 3 more times
              LV V1, 0 (RtiPL)
              LV V2, 0 (RclL)
```

MULVV.S V1, V1, V2 SUMR.S F1, V1

LV V2, 0 (RtiPR) LV V3, 0 (RclR) MULVV.S V2, V2, V3 SUMR.S F2, V2

MUL.S F1, F1, F2

S.S F1, 0(RclP)

ADDI RclP, RclP, #4

ADDI RtiPL, RtiPL, #16

ADDI RtiPR, RtiPR, #16

LV V1, 0(RtiPL) LV V2, 0(RclL) MULVV.S V1, V1, V2 SUMR.S F1, V1

LV V2, 0(RtiPR) LV V3, 0(RclR) MULVV.S V2, V2, V3 SUMR.S F2, V2

MUL.S F1, F1, F2

S.S F1, 0(RclP)

ADDI RclP, RclP, #4
ADDI RtiPL, RtiPL, #16
ADDI RtiPR, RtiPR, #16

LV V1, 0(RtiPL) LV V2, 0(RclL) MULVV.S V1, V1, V2 SUMR.S F1, V1

LV V2, 0 (RtiPR) LV V3, 0 (RclR) MULVV.S V2, V2, V3 SUMR.S F2, V2

MUL.S F1, F1, F2

S.S F1, 0(RclP)

ADDI RclP, RclP, #4

# Increment tiPL, tiPR, clL, clR
ADDI RtiPL, RtiPL, #16
ADDI RtiPR, RtiPR, #16
ADDI RclL, RclL, #16
ADDI RclR, RclR, #16

# Increment k and decide whether to branch ADDI R2, R2, #1 BNE R2, R1, LOOP

4.2) Assuming seq\_length = 500, what is the instruction count?

MIPS: 128 instructions per loop iteration + 1 initialization instructions

$$inst_{total} = 500(138) + 1 = 69,001$$

VMIPS: 56 instructions per loop iteration + 2 initialization instructions

$$inst_{total} = 500(56) + 2 = 28,002$$

4.9) C code:

Part a)

Per iteration counts:

- o 6 FLOPS
- 6 MEM OPERATIONS
- o 24 MEM BYTES

So the intensity is 6 FLOPS / 24 B = 0.25. This assumes that a\_re, b\_im, a\_im, and b\_re are already memory for the second statement due to the first statement.

# Part b) Assumptions:

- o a\_re, b\_re, a\_im, and b\_im are arrays in memory
- o N is stored in R1
- o The starting address of a\_re is in R2
- o The starting address of b re is in R3
- o The starting address of a\_im is in R4
- o The starting address of b\_im is in R5
- o The starting address of c\_re is in R6
- o The starting address of c\_im is in R7
- o All address registers can be modified freely

```
# R9 = 4 # R9 = Length * 4 (bytes to advance pointer)
                 ADDI R9, R0, 4
                 MUL R9, R9, R8
                                              # R9 = Length *

# advance a_re

# advance b_re

# advance a_im

# advance b_im

# advance c_re

# advance c_im

# decrease N by
                 ADD R2, R2, R9
                 ADD R3, R3, R9
                 ADD R4, R4, R9
                 ADD R5, R5, R9
                 ADD R6, R6, R9
                 ADD R7, R7, R9
                 SUB R1, R1, R8
                                                   # decrease N by vector length
                 LI R8, #64
                                                   # set R8 to 64
                 MTC1 VLR, R8
                 BGTZ R1, LOOP
4.11a)
        int vect length = 64;
        while( vect length != 1 )
        {
                 vect length = vect length / 2;
                 for(i = 0; i < vect length; <math>i++)
                          dot[i] = dot[i] + dot[i + vect length];
        }
```

4.14a) Does the following loop have a loop-carried dependency?

```
for(i = 0; i < 100; i++)
{
     A[i] = B[2*i+4];
     B[4*i+5] = A[i];
}</pre>
```

The statement does not have a loop-carried dependency because the assigned values of B are always odd indices and the values of B used in the first statement are always even indices. The loop also passes the GCD test since GCD(2,4) is 2 and 2 does not divide 1.

#### 4.14b) Loop code:

```
for(i = 0; i < 100; i++)
{

    A[i] = A[i] * B[i]; /* S1 */
    B[i] = A[i] + c; /* S2 */
    A[i] = C[i] * c; /* S3 */
    C[i] = D[i] * A[i]; /* S4 */
}</pre>
```

### True Dependencies:

- S1 to S2: A[i]
- S3 to S4: A[i]

# Antidependencies:

- S1 to S2: B[i]
- S1 to S3: A[i]
- S2 to S3: A[i]

• S3 to S4: C[i]

Output dependencies:

• S1 to S3: A[i]

Removed code via renaming:

```
for(i = 0; i < 100; i++)
{
        Z[i] = Z[i] * B[i];
        B1[i] = Z[i] + c;
        C1[i] = C[i]
        A[i] = C1[i] * c;
        C[i] = D[i] * A[i];
}</pre>
```

4.16) The peak single precision floating point throughput for this GPU is 384 GFLOP/sec as shown below:

$$(1.5 \, GHz)(16 \, processors) \left(16 \, \frac{SP \, FPU}{processor}\right) = 384 \, GFLOP/sec$$

The peak throughput is shown below.

$$\left(384 \frac{GFLOP}{sec}\right) \left(4 \frac{bytes}{SP \ FP}\right) (3 \ operands) = 4608 \ GB/_S = 4.6 \ TB/_S$$