{"payload":{"header_redesign_enabled":false,"results":[{"id":"153000190","archived":false,"color":"#f34b7d","followers":36,"has_funding_file":false,"hl_name":"cea-wind/hls_ldpc_dec","hl_trunc_description":"Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":153000190,"name":"hls_ldpc_dec","owner_id":9245438,"owner_login":"cea-wind","updated_at":"2019-05-02T14:19:07.638Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hls","ldpc","xilinx-hls"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acea-wind%252Fhls_ldpc_dec%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/cea-wind/hls_ldpc_dec/star":{"post":"KaKkZbvmL73jNIW00UsqPUOTb7EuavvTSrLs18FFL9zf-IHcLy9tid4-D7xxfGUoOM1cvDlGNA1cuAXlx-1F-w"},"/cea-wind/hls_ldpc_dec/unstar":{"post":"lzSKQY9xmrIZZ3ZWI3sNvc7o984FnVkYGnvNepBDds2dEkmDSWklpVGyHl-65zgGErOx2Fv_PaEnL0qXN9tuew"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"6b_U679h6C1tqqQMTcE3MDKuqzjt-X2N9GbwnLe4LgnSp6iBwwK03r77ymyr8bWAiiazsp_z8qUXfBCL0z7hgw"}}},"title":"Repository search results"}