

# ECSE 325 Lab 3: Register Transfer Level Design of a Pipelined Modular Exponentiator Digital Circuit



# McGill

Cédric Barré (260792994)

Andy Li (260832377)

Yuankang Wei (260787802)

## ***g40\_modulo33401\_pipelined***

The *g40\_modulo33401\_pipelined* digital circuit was designed to calculate the modulo 33401 of any 32-bit input by passing it through a pipeline and returning the result as a 16-bit output. To do so, it uses properties of the modulo function to avoid having to operate on extremely large numbers. In the end, the circuit implements the modulo as the following equations:

$$\begin{aligned} A \bmod 33401 &= A - (\text{floor}(A/33401) * 33401) \\ \text{floor}(A/33401) &= (A * 32147) > 30 \end{aligned}$$

Here,  $A$  is the 32-bit input and the 16-bit output corresponds to the  $A \bmod 33401$  signal. Moreover, we have an extra 17-bit output that corresponds to the  $\text{floor}(A/33401)$  signal. The  $\text{floor}(A/33401)$  signal is calculated by approximating the division through a multiplication with a constant and a 30-bit shift to the right. This is an approximation of the division which automatically rounds down the result of the division calculation.

To accomodate pipelining, the *g40\_modulo33401\_pipelined* circuit has been split into a number of stages with the help of registers that update every clock cycle. The block diagram for this new circuit is available below. The *g40\_mod\_exp\_revised* circuit which acts as a wrapper for the *g40\_modulo33401\_pipelined* has also been adapted to pipelining by handling the latency of the *g40\_modulo33401\_pipelined* circuit and returning the result of the calculation at the right time.


Table 1: *g40\_modulo33401\_pipelined* Inputs


Name	Size	Description
A	32 bits	Operand onto which we apply the modulo 33401 operation.
clk	1 bit	Clock signal which drives the circuit. The circuit is driven by the rising edge of the clock.

Table 2: *g40\_modulo33401\_pipelined* Outputs


Name	Size	Description
Amod33401	16 bits	Signal representing the output of the calculation.
Afloor33401	17 bits	Signal representing the quotient of the input divided by 33401.

# g40\_modulo33401\_pipelined Block Diagram







## Functional Simulation




$c = 1023$ ,  $d = 5$  and  $A_{\text{mod33401}} = 20998$




$c = 511$ ,  $d = 5$  and  $A_{\text{mod33401}} = 28310$




$c = 255$ ,  $d = 5$  and  $A_{\text{mod33401}} = 22988$




$c = 127$ ,  $d = 5$  and  $A_{\text{mod33401}} = 4064$




$c = 63$ ,  $d = 5$  and  $A_{\text{mod33401}} = 26031$




$c = 31$ ,  $d = 5$  and  $A_{\text{mod33401}} = 4494$




c = 15, d = 5 and Amod33401 = 24553



c = 7, d = 5 and Amod33401 = 16807



c = 3, d = 5 and Amod33401 = 243



- Slow 1100mV 85C Model Fmax = 317.26 MHz

Our circuit now works with a clock of 4 ns!

Before the pipelining, these were the best results for the timing analysis:

Requested Fmax = 66.7 MHz

- Fast 1100mV 0C Model Hold Slack Value = 0.187 ns
- Slow 1100mV 85C Model Setup Slack Value = 0.510 ns
- Slow 1100mV 85C Model Fmax = 69.01 MHz

We went from a 69.01 MHz maximum frequency to a 317.26 MHz maximum frequency.