

# ECSE 325 Lab 1: Register Transfer Level Design of a Modulo 33401 Digital Circuit



Cédric Barré (260792994)

Andy Li ()

Yuankang Wei(260787802)

## ***g40\_modulo33401 Digital Circuit***

The `g40_modulo33401` digital circuit was designed to calculate the modulo 33401 of any 32 bit input in the format of a 16 bit output. In fact, the circuit calculated the remainder of the 32 bit output divided by 33401. To do so, it utilizes some clever tricks to avoid calculating lengthy multiplications and divisions. In the end, the circuit implements the modulo as the following equations:

$$\begin{aligned} A \bmod 33401 &= A - (\text{floor}(A/33401) * 33401) \\ \text{floor}(A/33401) &= (A * 32147) > 30 \end{aligned}$$

Here,  $A$  is the 32 bit input and the 16 bit output corresponds to the  $A \bmod 33401$  signal. Moreover, we have an extra 17 bit output that corresponds to the  $\text{floor}(A/33401)$  signal. The  $\text{floor}(A/33401)$  signal is calculated by approximating the division through a multiplication with a constant and a 30 bit shift to the right. This is an approximation of the division which automatically rounds down the result of the division calculation.

## ***VHDL `g40_modulo33401` File***

```
--  
-- entity name: g40_modulo33401  
--  
-- Version 1.0  
-- Authors: Cedric Barre, Andy Li and Yuankang Wei  
-- Date: March 18, 2022  
library ieee; -- allows use of the std_logic_vector type  
use ieee.std_logic_1164.all;
```

```

use ieee.numeric_std.all; -- needed if you are using unsigned numbers

entity g40_modulo33401 is
    port (A :                in std_logic_vector(31 downto 0);
          Amod33401 :        out std_logic_vector(15 downto 0);
          Afloor33401 :      out std_logic_vector(16 downto 0));
end g40_modulo33401;

architecture g40_modulo33401_arch of g40_modulo33401 is
    signal B : unsigned(46 downto 0);
    signal C : unsigned(40 downto 0);
    signal D : signed(46 downto 0);
    signal E : unsigned(31 downto 0);
    signal F : unsigned(19 downto 0);
    signal G : signed(31 downto 0);
    signal H : signed(16 downto 0);
begin
    B <= (unsigned(A) & "0000000000000000") +
        ("000000000000" & unsigned(A) & "0000") +
        ("0000000000000000" & unsigned(A) & "0") +
        ("0000000000000000" & unsigned(A));
    C <= (unsigned(A) & "0000000000") +
        ("00" & unsigned(A) & "00000000");
    D <= signed(B) - signed("000000" + C);
    H <= signed(D(46) & D(46 downto 31));
    E <= (unsigned(H) & "0000000000000000") +
        ("000000" & unsigned(H) & "0000000000") +
        ("000000000" & unsigned(H) & "00000000") +
        ("0000000000000000" & unsigned(H));
    F <= (unsigned(H) & "000");
    G <= (signed(A)) - (signed(E) - signed("00000000000000" & F));
    Afloor33401 <= std_logic_vector(H);
    Amod33401 <= std_logic_vector(G(15 downto 0));

end g40_modulo33401_arch;

```

### ***VHDL Testbench File***

```

-- Copyright (C) 2016 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License

```

```
-- Subscription Agreement, the Intel Quartus Prime License
Agreement,
-- the Intel MegaCore Function License Agreement, or other
-- applicable license agreement, including, without limitation,
-- that your use is for the sole purpose of programming logic
-- devices manufactured by Intel and sold by Intel or its
-- authorized distributors. Please refer to the applicable
-- agreement for further details.
```

```
--
```

```
*****
*****
```

```
-- This file contains a Vhdl test bench template that is freely
editable to
-- suit user's needs .Comments are provided in each section to help
the user
-- fill out necessary details.
```

```
--
```

```
*****
*****
```

```
-- Generated on "03/10/2022 16:17:55"
```

```
-- Vhdl Test Bench template for design : gNN_modulo33401
```

```
--
```

```
-- Simulation tool : ModelSim (VHDL)
```

```
--
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
ENTITY gNN_modulo33401_vhd_tst IS
END gNN_modulo33401_vhd_tst;
ARCHITECTURE gNN_modulo33401_arch OF gNN_modulo33401_vhd_tst IS
-- constants
-- signals
SIGNAL A : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL Afloor33401 : STD_LOGIC_VECTOR(16 DOWNTO 0);
SIGNAL Amod33401 : STD_LOGIC_VECTOR(15 DOWNTO 0);
COMPONENT gNN_modulo33401
    PORT (
        A : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
        Afloor33401 : OUT STD_LOGIC_VECTOR(16 DOWNTO 0);
```

```

        Amod33401 : OUT STD_LOGIC_VECTOR(15 DOWNT0 0)
    );
END COMPONENT;
BEGIN
    i1 : gNN_modulo33401
    PORT MAP (
-- list connections between master ports and signals
        A => A,
        Afloor33401 => Afloor33401,
        Amod33401 => Amod33401
    );
always : PROCESS
-- optional sensitivity list
-- (      )
-- variable declarations
BEGIN
    for MSB in 0 to 255 loop
        A <= std_logic_vector(to_unsigned(MSB, 8) & x"000000");
        wait for 8 ns;
    end loop;
    WAIT;
END PROCESS always;
END gNN_modulo33401_arch;

```

### ***Testbench results***

Since the testbench simulation tested for many values, it was impossible for us to fit all the evaluated inputs along with their corresponding outputs on the screen and take a screenshot. Therefore, we supply 2 screenshots at different times during the simulation displaying a considerable amount of inputs with their corresponding outputs. In the end, we cross-checked many of the outputs with calculations carried out by calculator and all of the outputs we checked matched the calculations.




Figure 1: First screenshot of the testbench simulation




Figure 2: Second screenshot of the testbench simulation