Lab 1: Combinational Logic Design Chaiwat Ekkaewnumchai ECE Box #693 Jan 21, 2018

Introduction

The purpose of this lab is to review and practice Verilog on Basys3 board which is completed earlier in ECE2029. In addition, this lab focus mainly on combinational logic. Also, most regular ports on the board are involved in this lab. We can accomplish the final result set in lab manual.

Discussion

In this lab, the main objective is to review what have been accomplished on ECE2029, the previous course.

In the first part, all ports and seven segment display need to be connected to inputs and outputs in verilog and constrain files. Slide switches and buttons are simple to be connected; they can be binded to the ports specified on a board directly. On the other hand, seven segment display has more complicated system. First, only one pattern can be shown at specific blocks; pattern is specified by 7 bits called cathodes, while sections that the pattern will appear are specified by 4 bits called anodes. For patterns, bits are hard-coded so that desired leds are lit properly. Unlike switches and buttons, anode-and-cathode's logic zero indicates those ports are lit. For example, if the anode bits are 0110 from left to right, the most left and most right panels will show a pattern. Other than seven segment display, circuit is straightforward. Buttons are wired to choose which slide switches are selected and which panel is used to displayed. Then, those switches are evaluated to be displayed on seven segment display at the particular panel.

More precisely, a, b, c, and d are wired to the slide switches, 4 switches for each variable. a is wired to be displayed on the most right (least significant bit) panel of the seven segment display, while d is the one to show on the most left (most significant bit). Next, buttons are called sel0 and sel1 to represent to the left and right buttons on the board respectively. Then, they are wired together, sel, in order to make case to internally wire easier. Next, outputs can be determined by these inputs. sel is used to set anodes, which determine where the pattern is shown. Also, it is used to wire a variable to specify the pattern on the seven segment display, bit. Then, the variable is straightforwardly wired to particular pattern for all possible values. In addition, the xdc constraint file specifies which variables connect to physical ports on the board. Most of the used ports have labels near components; seven segment display does not, but can be found on the manual of the board. Moreover, the low and high voltages are specified to be 0 and 3.3 voltages.

In the second part, the first part function is instantiated to finally wire to outputs. In the intermediate step, new buttons are wired directly to decide which set of data will be connected to variables in the instantiation. There are two types of sets of data: bits that connect to slide switches as in the first part and bits that connect to constants (for course number and inbox number).

In the implementation, named association is used instead of positional association in instantiation of the previous module in the first part. Name association is easier to identify which wire or reg connects to specific port without confusion. Also, it can be assigned regardless of an original order of a base module differently from positional association. Then, buttons is a selector to wire regs (a, b, c, and d) which holds values to show on seven segment display.

Three of four cases are simple; particular data are connected to the regs directly, while the other is slightly complicated. The slide switches are calculated in base 10. Then, the results are added together and separated each digit in base 10 by using divider and modular. The verilog is intelligent enough to translate base-2 value from switches to base-10 value without loss of significant data. Hence, the value can be added directly and correctly.

For result, the final code can accomplish the given specification. However, some problems are encouraged while implementation. For example, types of variable, wire and reg, cannot always be used interchangeably. Reg cannot be used in instantiation; it throws an error in implementation process and a warning in synthesis. Another example, wire cannot be used to assign value in always block. Also, reg can be used only in one always blocks.

Conclusion

We can accomplish a simple implementation on combinational logic and port usages on the board: buttons, switches, and seven segment display. Also, we also learned how to instantiate a separate module in this lab and how to decide when to use wire and reg to hold variables. In conclusion, the designated board is achieved at the end of the lab; we can show constants, dynamic values given by slide switches, and combination of values on seven segment display at designed panel.

Appendices

```
seven seg.v
 1 'timescale lns / lps
 // Company:
 3
     // Engineer: Chaiwat Ekkaewnumchai
 4
 5
     11
 6
     // Create Date: 01/18/2018 02:17:31 PM
     // Design Name:
 7
     // Module Name: seven seg
 8
 9
     // Project Name:
10
     // Target Devices:
     // Tool Versions:
11
     // Description:
12
     11
 13
     // Dependencies:
 14
15
     16
17 -module seven seg(
18
        input [3:0] a,
19
        input [3:0] b,
20
        input [3:0] c,
21
        input [3:0] d,
22
        input sel0,
23
        input sell,
24
        output reg [6:0] seg,
25
        output reg [3:0] cnt
26
        );
27
```

```
28
         reg [3:0] bit;
29
         wire [1:0] sel = {sell, sel0};
30
31
         wire test[3:0];
32
33
         always @ (sel)
34
    日
           begin
35
               case (sel)
36
                  2'b00: cnt = 4'b1110;
37
                  2'b01: cnt = 4'b1101;
38
                  2'bl0: cnt = 4'bl011;
39
                  2'bl1: cnt = 4'b0111;
40
               endcase
41
               case (sel)
42
                  2!b00: bit = a;
43
                  2!b01: bit = b;
44
                  2!b10: bit = c;
45
                  2'bll: bit = d;
46
               endcase
47
            end
48
49
         parameter disp 0 = 7'bl0000000;
50
         parameter disp 1 = 7'bl1111001;
         parameter disp 2 = 7'b0100100;
51
         parameter disp 3 = 7'b0110000;
52
53
         parameter disp 4 = 7'b0011001;
54
         parameter disp 5 = 7!b0010010;
55
         parameter disp 6 = 7'b00000010;
56
         parameter disp 7 = 7'bll11000;
         parameter disp 8 = 7'b00000000;
57
58
         parameter disp_9 = 7'b0010000;
59
         parameter disp A = 7'b0001000;
60
         parameter disp B = 7'b00000011;
         parameter disp C = 7'bl000110;
61
         parameter disp D = 7'b0100001;
62
63
         parameter disp E = 7'b0000110;
64
         parameter disp F = 7'b0001110;
65
66
         always @ (bit)
67
    case (bit)
68
               4'b00000: seg = disp 0;
69
               4'b00001: seg = disp 1;
70
               4'b0010: seg = disp 2;
71
               4'b0011: seg = disp 3;
72
               4'b0100: seg = disp 4;
73
               4'b0101: seg = disp 5;
74
               4'b0110: seg = disp 6;
75
               4'b0111: seg = disp 7;
76
               4'bl000: seg = disp 8;
77
               4'b1001: seg = disp_9;
78
               4'b1010: seg = disp A;
79
               4'b1011: seg = disp B;
80
               4'b1100: seg = disp C;
81
               4'b1101: seg = disp D;
82
               4'blll0: seg = disp E;
83
               4'bllll: seg = disp F;
84
            endcase
85
86
      endmodule
```

```
seven seg.xdc
```

```
# Name: Chaiwat Ekkaewnumchai
     # input
     # slide switch
 3
4
5
      set property PACKAGE PIN W17 [get ports {a[3]}]
6
         set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
7
      set property PACKAGE PIN W16 [get ports {a[2]}]
8
         set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
9
      set property PACKAGE PIN V16 [get ports {a[1]}]
         set property IOSTANDARD LVCMOS33 [get ports {a[1]}]
10
11
      set property PACKAGE PIN V17 [get ports {a[0]}]
12
         set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
13
14
      set property PACKAGE PIN W13 [get ports {b[3]}]
15
         set property IOSTANDARD LVCMOS33 [get ports {b[3]}]
16
      set property PACKAGE PIN W14 [get ports {b[2]}]
17
         set property IOSTANDARD LVCMOS33 [get ports {b[2]}]
      set property PACKAGE PIN V15 [get ports {b[1]}]
18
19
         set property IOSTANDARD LVCMOS33 [get ports {b[1]}]
20
      set property PACKAGE PIN W15 [get ports {b[0]}]
21
         set property IOSTANDARD LVCMOS33 [get ports {b[0]}]
22
23
      set property PACKAGE PIN R3 [get ports {c[3]}]
24
         set property IOSTANDARD LVCMOS33 [get_ports {c[3]}]
25
      set property PACKAGE PIN T2 [get ports {c[2]}]
26
         set property IOSTANDARD LVCMOS33 [get ports {c[2]}]
27
      set property PACKAGE PIN T3 [get ports {c[1]}]
28
         set property IOSTANDARD LVCMOS33 [get ports {c[1]}]
      set property PACKAGE PIN V2 [get ports {c[0]}]
29
30
         set property IOSTANDARD LVCMOS33 [get ports {c[0]}]
31
      # d
32
      set property PACKAGE PIN R2 [get ports {d[3]}]
33
         set property IOSTANDARD LVCMOS33 [get ports {d[3]}]
34
      set property PACKAGE PIN T1 [get ports {d[2]}]
35
         set property IOSTANDARD LVCMOS33 [get ports {d[2]}]
36
      set property PACKAGE PIN Ul [get ports {d[1]}]
37
         set property IOSTANDARD LVCMOS33 [get ports {d[1]}]
38
      set property PACKAGE PIN W2 [get ports {d[0]}]
39
         set property IOSTANDARD LVCMOS33 [get ports {d[0]}]
40
      # push switch
41
      set property PACKAGE PIN W19 [get ports {sell}]
42
         set property IOSTANDARD LVCMOS33 [get ports {sell}]
     set property PACKAGE PIN T17 [get ports {sel0}]
43
         set property IOSTANDARD LVCMOS33 [get ports {sel0}]
44
```

```
45 # output
46
      # seven segment display
47
      set property PACKAGE PIN W7 [get ports {seg[0]}]
         set property IOSTANDARD LVCMOS33 [get ports {seg[0]}]
48
      set property PACKAGE PIN W6 [get ports {seg[1]}]
49
50
        set property IOSTANDARD LVCMOS33 [get ports {seg[1]}]
51
      set property PACKAGE PIN U8 [get ports {seg[2]}]
52
         set property IOSTANDARD LVCMOS33 [get ports {seg[2]}]
      set property PACKAGE PIN V8 [get ports {seg[3]}]
53
         set property IOSTANDARD LVCMOS33 [get ports {seg[3]}]
54
55
      set property PACKAGE PIN U5 [get ports {seg[4]}]
56
         set property IOSTANDARD LVCMOS33 [get ports {seg[4]}]
57
      set property PACKAGE PIN V5 [get ports {seg[5]}]
58
         set property IOSTANDARD LVCMOS33 [get ports {seg[5]}]
59
      set property PACKAGE PIN U7 [get ports {seg[6]}]
60
         set property IOSTANDARD LVCMOS33 [get ports {seg[6]}]
61
      # seven segment connector
      set property PACKAGE PIN U2 [get ports {cnt[0]}]
63
         set property IOSTANDARD LVCMOS33 [get ports {cnt[0]}]
      set property PACKAGE PIN U4 [get ports {cnt[1]}]
64
65
        set property IOSTANDARD LVCMOS33 [get ports {cnt[1]}]
66
      set property PACKAGE PIN V4 [get ports {cnt[2]}]
         set property IOSTANDARD LVCMOS33 [get ports {cnt[2]}]
67
68
      set property PACKAGE PIN W4 [get ports {cnt[3]}]
69
         set property IOSTANDARD LVCMOS33 [get ports {cnt[3]}]
70
71
      # added
72
      set property CFGBVS VCCO [current design]
73
      set property CONFIG VOLTAGE 3.3 [current design]
```

lab1_top.v

```
1 'timescale lns / lps
// Company:
    // Engineer: Chaiwat Ekkaewnumchai
4
5
    // Create Date: 01/18/2018 03:58:35 PM
6
7
    // Design Name:
    // Module Name: labl top
8
9
    // Project Name:
    // Target Devices:
10
    // Tool Versions:
11
12
    // Description:
13
    11
14
    // Dependencies:
    11
15
    // Revision:
16
17
    // Revision 0.01 - File Created
18
    // Additional Comments:
19
    11
```

```
23
    module labl top(
24
           input [15:0] sw,
           input sel0,
25
           input sell,
26
27
           input sel2,
           input sel3,
28
29
           output [6:0] seg,
30
           output [3:0] cnt
31
          );
32
33
           reg [3:0] a, b, c, d;
34
           reg [8:0] ans;
35
           seven seg disp(.a(a), .b(b), .c(c), .d(d), .sel0(sel0), .sel1(sel1), .seg(seg), .cnt(cnt));
36
37
          wire [1:0] sel = {sel3, sel2};
38
39
          always @ (sel)
40
    日
            begin
                if(sel == 2'b00)
41
42
                   begin
43
                      a = sw[3:0];
44
                      b = sw[7:4];
45
                      c = sw[11:8];
46
                      d = sw[15:12];
47
                   end
48
                else if(sel == 2'b01)
49
                   begin
50
                      d = 4'b0011;
51
                      c = 4'b1000;
                      b = 4'b0010;
52
53
                      a = 4'b1001;
54
                   end
55
                else if(sel == 2'bl0)
56
                   begin
57
                      d = 4'b00000;
58
                      c = 4'b0110;
59
                      b = 4'b1001;
60
                      a = 4'b0011;
61
                   end
                else if(sel == 2'bll)
62
63
                   begin
64
                      ans = sw[7:0] + sw[15:8];
65
                      a = ans % 10;
66
                      b = ans / 10 % 10;
67
                      c = ans / 100 % 10;
68
                      d = 0;
69
                   end
70
             end
71
72
      endmodule
```

```
# Name: Chaiwat Ekkaewnumchai
      # input
 3
      # slide switch
 4
      # a
      set property PACKAGE PIN W17 [get ports {sw[3]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
 6
 7
      set property PACKAGE PIN W16 [get ports {sw[2]}]
 8
         set property IOSTANDARD LVCMOS33 [get ports {sw[2]}]
 9
      set property PACKAGE PIN V16 [get ports {sw[1]}]
10
         set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
11
      set property PACKAGE PIN V17 [get ports {sw[0]}]
12
         set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
13
14
      set property PACKAGE PIN W13 [get ports {sw[7]}]
15
         set property IOSTANDARD LVCMOS33 [get ports {sw[7]}]
16
      set property PACKAGE PIN W14 [get ports {sw[6]}]
17
         set property IOSTANDARD LVCMOS33 [get ports {sw[6]}]
18
      set property PACKAGE PIN V15 [get ports {sw[5]}]
19
         set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
20
      set property PACKAGE PIN W15 [get ports {sw[4]}]
21
         set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
22
23
      set property PACKAGE PIN R3 [get ports {sw[11]}]
24
         set property IOSTANDARD LVCMOS33 [get ports {sw[11]}]
25
      set property PACKAGE PIN T2 [get ports {sw[10]}]
26
         set property IOSTANDARD LVCMOS33 [get ports {sw[10]}]
27
      set property PACKAGE PIN T3 [get ports {sw[9]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
28
29
      set property PACKAGE PIN V2 [get ports {sw[8]}]
30
         set property IOSTANDARD LVCMOS33 [get ports {sw[8]}]
31
32
      set property PACKAGE PIN R2 [get ports {sw[15]}]
         set property IOSTANDARD LVCMOS33 [get ports {sw[15]}]
33
      set property PACKAGE PIN T1 [get ports {sw[14]}]
34
35
         set property IOSTANDARD LVCMOS33 [get ports {sw[14]}]
36
      set property PACKAGE PIN Ul [get ports {sw[13]}]
37
         set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
38
      set property PACKAGE PIN W2 [get ports {sw[12]}]
39
         set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
40
      # push switch
41
      set property PACKAGE PIN T18 [get ports {sel3}]
         set property IOSTANDARD LVCMOS33 [get ports {sel3}]
42
43
      set property PACKAGE PIN U17 [get ports {sel2}]
44
         set_property IOSTANDARD LVCMOS33 [get_ports {sel2}]
      set property PACKAGE PIN W19 [get ports {sell}]
45
46
         set property IOSTANDARD LVCMOS33 [get ports {sell}]
47
      set property PACKAGE PIN T17 [get ports {sel0}]
48
         set property IOSTANDARD LVCMOS33 [get ports {sel0}]
49
```

```
50 # output
51
      # seven segment display
     set property PACKAGE PIN W7 [get ports {seg[0]}]
53
         set property IOSTANDARD LVCMOS33 [get ports {seg[0]}]
54
     set property PACKAGE PIN W6 [get ports {seg[1]}]
55
        set property IOSTANDARD LVCMOS33 [get ports {seg[1]}]
56
     set property PACKAGE PIN U8 [get ports {seg[2]}]
         set property IOSTANDARD LVCMOS33 [get ports {seg[2]}]
57
58
     set property PACKAGE PIN V8 [get ports {seg[3]}]
59
         set property IOSTANDARD LVCMOS33 [get ports {seg[3]}]
60
      set property PACKAGE PIN U5 [get ports {seg[4]}]
         set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
61
62
      set property PACKAGE PIN V5 [get ports {seg[5]}]
63
         set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
64
      set property PACKAGE PIN U7 [get ports {seg[6]}]
65
         set property IOSTANDARD LVCMOS33 [get ports {seg[6]}]
      # seven segment connector
67
     set property PACKAGE PIN U2 [get ports {cnt[0]}]
         set property IOSTANDARD LVCMOS33 [get ports {cnt[0]}]
69
     set property PACKAGE PIN U4 [get ports {cnt[1]}]
70
         set property IOSTANDARD LVCMOS33 [get ports {cnt[1]}]
71
      set property PACKAGE PIN V4 [get ports {cnt[2]}]
72
         set property IOSTANDARD LVCMOS33 [get ports {cnt[2]}]
73
      set property PACKAGE PIN W4 [get ports {cnt[3]}]
74
         set_property IOSTANDARD LVCMOS33 [get_ports {cnt[3]}]
75
      # added
76
77
      set property CFGBVS VCCO [current design]
78
      set property CONFIG VOLTAGE 3.3 [current design]
```