CMPE-260 Laboratory Exercise 5 Execute Stage

By submitting this report, I attest that its contents are wholly my individual writing about this exercise and that they reflect the submitted code. I further acknowledge that permitted collaboration for this exercise consists only of discussions of concepts with course staff and fellow students; however, other than code provided by the instructor for this exercise, all code was developed by me.

Chris Larson
Performed 14 March 2019
Submitted 9 April 2019

Lab Section 2

Instructor: Jason Blocklove

TA: Priya Jain

Nabiel Kandiel James Snedecor

Lecture Section 02

Professor: Richard Cliver

Abstract

In a MIPS processor, once an instruction has been fetched from memory and decode it needs to be executed. The execute stage consists of an ALU and several multiplexers, which determine how the instruction being passed in is executed. The ALU for this exercise is similar to the one in Lab 1 but a Ripple-Carry full adder/subtractor and a multiplier are to be added. Once the ALU has all of the components in it, the entire execute stage must be designed and written so that it can perform with previous stages.

Design Methodology

The ALU and Execute stage were drawn as a diagram to help visualize what needs to be designed. The ALU has three inputs, the ALU op-code, in1 and in2, which are inputs to the ALU which depending on the op-code are put into the module according to the op-code and the result from the ALU operation is outputted as out1. This is shown in Figure 1.




Figure 1: The ALU block diagram

The Execute Stage has seven inputs, the ALU op-code, the first and second value for the ALU to act on, the index for memory writeback, the writeback enable bit, the read and the write bit. The outputs are the data to be written to the memory stage which is always the second value for the ALU to be acted on, the result from the ALU, the writeback index, enable, read and write bit. The Execute Stage is shown in Figure 2. The And, Or, Xor, SLL, SRA, and SRL functions were taken from Lab 1, while the multiplier was designed as a generic version of the Figure 5.1 in the Manual, and the ripple carry adder/subtractor was designed as specified in the manual.




Figure 2: Execute stage diagram

The full ALU was created with the components and a behavioral simulation, post-implementation timing simulation, post-synthesis timing simulation was performed and then the ALU was demonstrated on the hardware chip. The execute stage without the multiplier had a behavioral simulation done, then the multiplier was simulated. Finally the entire execute stage with full ALU was put together and simulated.

Results and Analysis

A testbench was made to ensure the correctness of all of the operations and components of the exercise as well as compare the waveforms to expected results. A behavioral testbench was created to tested each of the operations, and changing the inputs. The ALU behavioral simulation is shown in Figure 1.

Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns
> 🧏 in1[31:0]	00000001	00000001	00000000	00000003	00000002	00000001	£0000000	00000006	00000002	00000003
> 🧏 in2[31:0]	00000001	00000001	0000000f	00000003	00000005	0000	0001	00000002	00000001	00000003
> 🥦 out1[31:0	00000002	00000002	00000000	00000003	00000007	00000002	f8000000	00000001		00000009
> 🥦 cont3:0	4	4	a	8	b	c	e	d	5	6
U N	32					32				
¹ Test	9					9				
> 🥦 add:0]	4					4				
> 🥞 and:0]	а					a				
> 🥦 multu[3:0	6					6				
> 🤘 or_op[3:0	8					8				
> 🥦 xor:0]	b					b				
> 🥞 sII_o3:0	С					c				
> 🥦 sra:0]	е					e				
> 🥦 srl:0]	d					d				
> 🥦 sub:0]	5					5				
> 🥦 mul:0]	6					6				
> 🥦 test0:8]	(4,00000001	(4,00000001,00000	001,000000002),(a,00	000000,00000001,000	0000f),(8,00000003,	,(00000003,000000000)	(Ъ,00000002,0000000	5,00000007),(c,000	0001,00000001,0000	0002),(e,f00000000

Figure 1: ALU Behavioral Simulation

Each of the different functions in the ALU were tested once and the results matched the expected results. The ALU Op code was changed to go through each function and that worked exactly as it was supposed to. Figure 2 shows the Behavioral Simulation for the Execute Stage.

Sens	5004	11.5%		11.50				are.	 	1977	177	Digital Control
> 98 400,000			4	=						-	- 1	
5 M 044.20	20000000		Annual Control	>		2220	7000	£		3000000	Seminor.	S MANAGES
1 報 0.0.20	20000001	1						((, , , , , , , , , , , , , , , , , , ,	100	1)
√ Note an	**		-	\sim	1.5	=		X .		X		
810090	5							1				
8.07.54	5											
16 LB - 75	1											
	20000001		•	WWW 1						4111	CONTROL OF THE PARTY OF T	MANOOTT
1 WADE 2	20000003	1 .	*****	3	100000000	-	**********	((\$ mm		i marrore :
2 Mg 1998 19	11	R .)	100				C	8 "	‡ m	
a Det. De	5											
3-7-5- A	5											
8 8 8 c 19	1											
1.5	12											
9.1661												
4 REMARK		1							1			
2 Minut, 13		li .										
2 M mail ()	4											
> % a_ap24												
2 May 1.48	2											
1.99 (0.27)	:											
1.9810		li .									1	
2 M M, 11	1	li.										
2.88 min_ (2	5											

Figure 2: Execute Stage Behavioral Simulation

The Execute Stage was given different inputs to see if the outputs would match the correct value and each of the different functions in the ALU were tested, the results matched the expected results. A Post-Implementation Timing Simulation was done on the ALU to test the functions as if they were on a board. Figure 3 shows the Post-Implementation Timing Simulation for the ALU.




Figure 3: ALU PITS

Each of the functions of the ALU were tested again with more realistic timing, as the PITS builds the ALU as if it were on an actual piece of hardware. The results from the simulations exactly matched the expected results, this means that the ALU and the Execute stage were designed and written correctly.

Conclusion

The Execute stage is important for the computation of the processor, this is where the arithmetic, logic, and shifting is done. It also passed bits through to the writeback and memory stage. The

exercise was a success because all of the testbench simulations matched expected results and all of the functions of the ALU worked as intended.										