life.augmented


STM32L151xD STM32L152xD

Ultra-low-power 32-bit MCU Arm[®] Cortex[®]-M3, 384KB Flash, 48KB SRAM, 12KB EEPROM, LCD, USB, ADC, DAC, memory I/F

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40°C to 105°C temperature range
 - 305 nA Standby mode (3 wakeup pins)
 - 1.15 μA Standby mode + RTC
 - 0.475 μA Stop mode (16 wakeup lines)
 - 1.35 μA Stop mode + RTC
 - 11 μA Low-power run mode
 - 230 µA/MHz Run mode
 - 10 nA ultra-low I/O leakage
 - 8 µs wakeup time
- Core: Arm[®] Cortex[®]-M3 32-bit CPU
 - From 32 kHz up to 32 MHz max
 - 33.3 DMIPS peak (Dhrystone 2.1)
 - Memory protection unit
- Up to 34 capacitive sensing channels
- CRC calculation unit, 96-bit unique ID
- · Reset and supply management
 - Low-power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High Speed Internal 16 MHz factorytrimmed RC (+/- 1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz
 - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
 - USB and USART supported
- Serial wire debug, JTAG and trace
- Up to 116 fast I/Os (102 I/Os 5V tolerant), all mappable on 16 external interrupt vectors



Memories

- 384 Kbytes of Flash memory with ECC (with 2 banks of 192 Kbytes enabling Rww capability)
- 48 Kbytes of RAM
- 12 Kbytes of true EEPROM with ECC
- 128-byte backup register
- Memory interface controller supporting SRAM, PSRAM and NOR Flash
- LCD driver (except STM32L151xD devices) up to 8x40 segments, contrast adjustment, blinking mode, step-up converter
- Rich analog peripherals (down to 1.8V)
 - 3x operational amplifiers
 - 12-bit ADC 1 Msps up to 40 channels
 - 12-bit DAC 2 ch with output buffers
 - 2x ultra-low-power-comparators (window mode and wakeup capability)
- DMA controller 12x channels
- 12x peripheral communication interfaces
 - 1x USB 2.0 (internal 48 MHz PLL)
 - 5x USARTs
 - Up to 8x SPIs (2x I2S, 3x 16 Mbit/s)
 - 2x I2Cs (SMBus/PMBus)
 - 1x SDIO interface
- 11x timers: 1x 32-bit, 6x 16-bit with up to 4
 IC/OC/PWM channels, 2x 16-bit basic timers, 2x watchdog timers (independent and window)

Table 1. Device summary

Reference	Part number		
STM32L151xD	STM32L151QD, STM32L151RD, STM32L151VD, STM32L151ZD		
STM32L152xD	STM32L152QD, STM32L152RD, STM32L152VD, STM32L152ZD		

Contents

1	Intro	duction	l	10	
2	Desc	Description			
	2.1	Device	overview	12	
	2.2	Ultra-lo	ow-power device continuum	13	
		2.2.1	Performance	13	
		2.2.2	Shared peripherals	13	
		2.2.3	Common system strategy	14	
		2.2.4	Features	14	
3	Fund	tional c	overview	15	
	3.1	Low-po	ower modes	16	
	3.2	Arm [®] (Cortex [®] -M3 core with MPU	20	
	3.3	Reset a	and supply management	21	
		3.3.1	Power supply schemes	21	
		3.3.2	Power supply supervisor	21	
		3.3.3	Voltage regulator	22	
		3.3.4	Boot modes	22	
	3.4	Clock r	management	23	
	3.5	Low-po	ower real-time clock and backup registers	25	
	3.6	GPIOs	(general-purpose inputs/outputs)	25	
	3.7	Memor	ries	26	
	3.8	FSMC	(flexible static memory controller)	26	
	3.9	DMA (d	direct memory access)	26	
	3.10	LCD (li	iquid crystal display)	27	
	3.11	ADC (a	analog-to-digital converter)	27	
		3.11.1	Temperature sensor		
		3.11.2	Internal voltage reference (V _{REFINT})	28	
	3.12	DAC (c	digital-to-analog converter)	28	
	3.13	Operat	tional amplifier	28	
	3.14		ow-power comparators and reference voltage		
	3.15		n configuration controller and routing interface		
		-	-		



	3.16	Touch	sensing	. 29
	3.17	Timers	and watchdogs	. 30
		3.17.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)	. 30
		3.17.2	Basic timers (TIM6 and TIM7)	. 31
		3.17.3	SysTick timer	. 31
		3.17.4	Independent watchdog (IWDG)	. 31
		3.17.5	Window watchdog (WWDG)	. 31
	3.18	Commi	unication interfaces	. 31
		3.18.1	I ² C bus	. 31
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 32
		3.18.3	Serial peripheral interface (SPI)	. 32
		3.18.4	Inter-integrated sound (I2S)	. 32
		3.18.5	SDIO	. 32
		3.18.6	Universal serial bus (USB)	. 32
	3.19	CRC (d	cyclic redundancy check) calculation unit	. 33
	3.20	Develo	pment support	. 34
		3.20.1	Serial wire JTAG debug port (SWJ-DP)	
		3.20.2	Embedded Trace Macrocell™	. 34
4	Pin d	escript	ions	. 35
_				=0
5	wem	ory ma	oping	. 58
6	Elect	rical ch	aracteristics	. 59
	6.1	Parame	eter conditions	. 59
		6.1.1	Minimum and maximum values	. 59
		6.1.2	Typical values	. 59
		6.1.3	Typical curves	. 59
		6.1.4	Loading capacitor	. 59
		6.1.5	Pin input voltage	. 59
		6.1.6	Power supply scheme	. 60
		6.1.7	Optional LCD power supply scheme	. 61
		6.1.8	Current consumption measurement	. 61
	6.2	Absolu	te maximum ratings	. 62
	6.3		ing conditions	
	-	6.3.1	General operating conditions	
			r · · · J · · · · · · · · · · · · · · · · · · ·	



		6.3.2	Embedded reset and power control block characteristics	64
		6.3.3	Embedded internal reference voltage	66
		6.3.4	Supply current characteristics	67
		6.3.5	Wakeup time from low-power mode	78
		6.3.6	External clock source characteristics	79
		6.3.7	Internal clock source characteristics	85
		6.3.8	PLL characteristics	88
		6.3.9	Memory characteristics	88
		6.3.10	FSMC characteristics	90
		6.3.11	EMC characteristics	102
		6.3.12	Electrical sensitivity characteristics	103
		6.3.13	I/O current injection characteristics	104
		6.3.14	I/O port characteristics	105
		6.3.15	NRST pin characteristics	108
		6.3.16	TIM timer characteristics	109
		6.3.17	Communications interfaces	110
		6.3.18	SDIO characteristics	118
		6.3.19	12-bit ADC characteristics	119
		6.3.20	DAC electrical specifications	124
		6.3.21	Operational amplifier characteristics	126
		6.3.22	Temperature sensor characteristics	128
		6.3.23	Comparator	128
		6.3.24	LCD controller	130
7	Pack	age info	ormation	131
	7.1	LQFP1	44, 20 x 20 mm, 144-pin low-profile quad flat package	
		informa	ation	131
	7.2		00, 14 x 14 mm, 100-pin low-profile quad flat package	
		informa	ation	134
	7.3		4, 10 x 10 mm, 64-pin low-profile quad flat package ation	137
	7.4		A132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid ackage information	140
	7.5	WLCSI	P64, 0.4 mm pitch wafer level chip scale package information	143
	7.6		al characteristics	
		7.6.1	Reference document	



STM32	2L151xD STM32L152xD	Contents
8	Ordering information	
9	Revision History	



List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L151xD and STM32L152xD device features	
	and peripheral counts	12
Table 3.	Functionalities depending on the operating power supply range	
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode (from Run/active down to	
	standby)	19
Table 6.	Timer feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32L151xD and STM32L152xD pin definitions	
Table 9.	Alternate function input/output	
Table 10.	Voltage characteristics	
Table 11.	Current characteristics	
Table 12.	Thermal characteristics	
Table 13.	General operating conditions	
Table 14.	Embedded reset and power control block characteristics	
Table 15.	Embedded internal reference voltage calibration values	
Table 16.	Embedded internal reference voltage	
Table 17.	Current consumption in Run mode, code with data processing running from Flash	
Table 18.	Current consumption in Run mode, code with data processing running from RAM	
Table 19.	Current consumption in Sleep mode	
Table 20.	Current consumption in Low-power run mode	
Table 21.	Current consumption in Low-power sleep mode	
Table 22.	Typical and maximum current consumptions in Stop mode	
Table 23.	Typical and maximum current consumptions in Standby mode	
Table 24.	Peripheral current consumption	
Table 25.	Low-power mode wakeup timings	
Table 26.	High-speed external user clock characteristics	
Table 27.	Low-speed external user clock characteristics	
Table 28.	HSE oscillator characteristics	
Table 29.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 30.	HSI oscillator characteristics	
Table 31.	LSI oscillator characteristics	
Table 32.	MSI oscillator characteristics	
Table 33.	PLL characteristics	
Table 34.	RAM and hardware registers	
Table 35.	Flash memory and data EEPROM characteristics	
Table 36.	Flash memory and data EEPROM endurance and retention	
Table 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 38.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 39.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 40.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 41.	Synchronous multiplexed NOR/PSRAM read timings	
Table 42.	Synchronous multiplexed PSRAM write timings	
Table 43.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 44.	Synchronous non-multiplexed PSRAM write timings	
Table 45.	EMS characteristics	
Table 46	FMI characteristics	103



Table 47.	ESD absolute maximum ratings	. 103
Table 48.	Electrical sensitivities	
Table 49.	I/O current injection susceptibility	. 104
Table 50.	I/O static characteristics	
Table 51.	Output voltage characteristics	
Table 52.	I/O AC characteristics	. 107
Table 53.	NRST pin characteristics	. 108
Table 54.	TIMx characteristics	. 109
Table 55.	I ² C characteristics	. 110
Table 56.	SCL frequency (f _{PCI K1} = 32 MHz, V _{DD} = VDD_I2C = 3.3 V)	. 111
Table 57.	SPI characteristics	
Table 58.	USB startup time	
Table 59.	USB DC electrical characteristics	. 115
Table 60.	USB: full speed electrical characteristics	. 115
Table 61.	I2S characteristics	. 116
Table 62.	SDIO characteristics	. 118
Table 63.	ADC clock frequency	. 119
Table 64.	ADC characteristics	. 119
Table 65.	ADC accuracy	. 121
Table 66.	Maximum source impedance R _{AIN} max	. 123
Table 67.	DAC characteristics	. 124
Table 68.	Operational amplifier characteristics	. 126
Table 69.	Temperature sensor calibration values	. 128
Table 70.	Temperature sensor characteristics	. 128
Table 71.	Comparator 1 characteristics	. 128
Table 72.	Comparator 2 characteristics	. 129
Table 73.	LCD controller characteristics	. 130
Table 74.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	. 132
Table 75.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	. 134
Table 76.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	. 137
Table 77.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array	
	package mechanical data	
Table 78.	WLCSP64, 0.4 mm pitch wafer level chip scale package mechanical data	
Table 79.	WLCSP64, 0.4 mm pitch package recommended PCB design rules	
Table 80.	Thermal characteristics	
Table 81.	Ordering information scheme	. 148
Table 82.	Document revision history	. 149



List of figures

Figure 1.	Ultra-low-power STM32L151xD and STM32L152xD block diagram	15
Figure 2.	Clock tree	
Figure 3.	STM32L15xZD LQFP144 pinout	35
Figure 4.	STM32L15xQD UFBGA132 ballout	
Figure 5.	STM32L15xVD LQFP100 pinout	37
Figure 6.	STM32L15xRD LQFP64 pinout	38
Figure 7.	STM32L15xRD WLCSP64 ballout	39
Figure 8.	Memory map	58
Figure 9.	Pin loading conditions	59
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Optional LCD power supply scheme	
Figure 13.	Current consumption measurement scheme	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	HSE oscillator circuit diagram	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 20.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 21.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 22.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 23.	Synchronous multiplexed PSRAM write timings	
Figure 24.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 25.	Synchronous non-multiplexed PSRAM write timings	
Figure 26.	I/O AC characteristics definition	
Figure 27.	Recommended NRST pin protection	
Figure 28.	I ² C bus AC waveforms and measurement circuit	
Figure 29.	SPI timing diagram - slave mode and CPHA = 0	113
Figure 30.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	113
Figure 31.	SPI timing diagram - master mode ⁽¹⁾	114
Figure 32.	USB timings: definition of data signal rise and fall time	115
Figure 33.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	117
Figure 34.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	117
Figure 35.	SDIO timings	118
Figure 36.	ADC accuracy characteristics	
Figure 37.	Typical connection diagram using the ADC	122
Figure 38.	Maximum dynamic current consumption on V _{REF+} supply pin during ADC	
_	conversion	
Figure 39.	12-bit buffered /non-buffered DAC	126
Figure 40.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	131
Figure 41.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	
_	recommended footprint	133
Figure 42.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package top view example	
Figure 43.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	
Figure 44.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	
-	recommended footprint	135
Figure 45	LOFP100 14 x 14 mm 100-pin low-profile guad flat package top view example	



Figure 46. Figure 47.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	. 137
	recommended footprint	. 138
Figure 48.	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example	. 139
Figure 49.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline	. 140
Figure 50.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package	
	recommended footprint	. 141
Figure 51.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package	
	top view example	. 142
Figure 52.	WLCSP64, 0.4 mm pitch wafer level chip scale package outline	. 143
Figure 53.	WLCSP64, 0.4 mm pitch wafer level chip scale package	
· ·	recommended footprint	. 144
Figure 54.	WLCSP64, 0.4 mm pitch wafer level chip scale package top view example	. 145
Figure 55.	Thermal resistance suffix 6	
Figure 56.	Thermal resistance suffix 7	. 147



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xD and STM32L152xD ultra-low-power Arm[®] Cortex[®]-M3 based microcontroller product line.

The STM32L151xD and STM32L152xD microcontrollers feature 384 Kbytes of Flash memory.

The ultra-low-power STM32L151xD and STM32L152xD family includes devices in 5 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151xD and STM32L152xD microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, video intercom
- · Utility metering

This STM32L151xD and STM32L152xD datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website www.st.com.

For information on the Arm[®] Cortex[®]-M3 core please refer to the Arm[®] Cortex[®]-M3 technical reference manual, available from the www.arm.com website. *Figure 1* shows the general block diagram of the device family.



2 Description

The ultra-low-power STM32L151xD and STM32L152xD devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance Arm[®] Cortex[®]-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 384 Kbytes and RAM up to 48 Kbytes), a flexible static memory controller (FSMC) interface (for devices with packages of 100 pins and more) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L151xD and STM32L152xD devices offer three operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151xD and STM32L152xD devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, one SDIO, three USARTs, two UARTs, and an USB. The STM32L151xD and STM32L152xD devices offer up to 34 capacitive sensing channels to simply add a touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151xD devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L151xD and STM32L152xD devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.



arm

2.1 Device overview

Table 2. Ultra-low-power STM32L151xD and STM32L152xD device features and peripheral counts

Peripheral		STM32L15xRD	STM32L15xVD	STM32L15xQD	STM32L15xZD			
Flash (Kbytes)		384						
Data EEPRO	M (Kbytes)		1	2				
RAM (Kbytes	3)		4	8				
FSMC		No	multiplexed only	Ye	es			
	32 bit		1					
Timers	General- purpose		6					
	Basic		2	2				
	SPI		8(3) ⁽¹⁾				
	I ² S		2	2				
Communi-	I ² C		2					
cation interfaces	USART	5						
	USB	1						
	SDIO	1						
GPIOs		51	83	109	115			
Operation an	nplifiers	3						
12-bit synchr Number of ch		1 21	1 25	1 40	1 40			
12-bit DAC Number of ch	nannels	2 2						
	L152xx devices	1	1					
only) COM x SEG		4x32 or 8x28	2 or 8x28 4x44 or 8x40					
Comparators		2						
Capacitive se	ensing channels	2	3	33	34			
Max. CPU frequency		32 MHz						
Operating vo	Itage	1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option						

Table 2. Ultra-low-power STM32L151xD and STM32L152xD device features and peripheral counts (continued)

Peripheral	STM32L15xRD	STM32L15xVD	STM32L15xQD	STM32L15xZD
Operating temperatures	Ambient operating temperature: -40 °C to 85 °C / -40 °C to 105 °C Junction temperature: -40 to + 110 °C			
Packages	LQFP64, WLCSP64	LQFP100	UFBGA132	LQFP144

^{1. 5} SPIs are USART configured in synchronous mode emulating SPI master.

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8-bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer the user needs, in terms of ultra-low-power features. The STM32 ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow to build very cost-optimized applications by reducing BOM.

Note:

STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lxxxxx and STM32Lxxxxx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, the old applications can be upgraded to respond to the latest market features and efficiency demand.

2.2.1 Performance

All the families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and Arm Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces



2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes



3 Functional overview




Figure 1. Ultra-low-power STM32L151xD and STM32L152xD block diagram

3.1 Low-power modes

The ultra-low-power STM32L151xD and STM32L152xD devices support dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71 V 3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

• Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the MSI range 0 or MSI range 1 clock range (maximum 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.



Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

• Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range ⁽¹⁾				
Operating power supply range	DAC and ADC operation USB		Dynamic voltage scaling range		
V _{DD} = V _{DDA} = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3		
V _{DD} =V _{DDA} = 1.71 to 1.8 V ⁽²⁾	Not functional	Not functional	Range 1, Range 2 or Range 3		
$V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(2)}$	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3		



Table 3. Functionalities depending on the operating power supply range (continued)

	Functionalities depending on the operating power supply range ⁽¹⁾							
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range					
V _{DD} =V _{DDA} = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional ⁽³⁾	Range 1, Range 2 or Range 3					
V _{DD} =V _{DDA} = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional ⁽³⁾	Range 1, Range 2 or Range 3					

- The GPIO speed also depends from VDD voltage and the user has to refer to Table 52: I/O AC characteristics for more information about I/O speed.
- 2. CPU frequency changes from initial to final must respect " F_{CPU} initial < $4*F_{CPU}$ final" to limit V_{CORE} drop due to current consumption peak when frequency increases. It must also respect 5 μ s delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μ s, then switch from 16 MHz to 32 MHz.
- 3. Should be USB compliant from I/O voltage standpoint, the minimum V_{DD} is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

Table 5. Functionalities depending on the working mode (from Run/active down to standby)

			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Υ		Υ					
Flash	Υ	Υ	Y	Y			-	
RAM	Y	Υ	Y	Y	Υ			
Backup Registers	Υ	Υ	Y	Y	Υ		Υ	
EEPROM	Υ	Υ	Y	Y	Υ			
Brown-out rest (BOR)	Y	Y	Y	Y	Υ	Y	Υ	
DMA	Y	Υ	Y	Υ				
Programmable Voltage Detector (PVD)	Y	Y	Y	Y	Υ	Y	Y	
Power On Reset (POR)	Υ	Y	Y	Y	Υ	Y	Υ	
Power Down Rest (PDR)	Υ	Y	Y	Y	Υ		Υ	
High Speed Internal (HSI)	Υ	Y					-	
High Speed External (HSE)	Υ	Y					-	
Low Speed Internal (LSI)	Υ	Υ	Y	Y	Υ		Υ	
Low Speed External (LSE)	Y	Y	Y	Y	Υ		Υ	
Multi-Speed Internal (MSI)	Y	Y	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y				
RTC	Y	Υ	Y	Υ	Υ	Y	Υ	
RTC Tamper	Υ	Υ	Y	Υ	Υ	Y	Υ	Y
Auto WakeUp (AWU)	Υ	Y	Y	Y	Υ	Y	Υ	Y
LCD	Υ	Υ	Y	Y	Υ		-	
USB	Υ	Υ				Y		
USART	Υ	Υ	Y	Y	Υ	(1)		
SPI	Υ	Υ	Y	Υ				
I2C	Υ	Y				(1)		



Table 5. Fi	Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)								
					Cton	Ctond			

			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
ADC	Υ	Y						
DAC	Y	Y	Y	Y	Υ			
Tempsensor	Y	Y	Y	Y	Υ			
OP amp	Y	Υ	Y	Y	Υ			
Comparators	Y	Y	Y	Y	Υ	Υ		
16-bit and 32-bit Timers	Y	Y	Y	Y				
IWDG	Y	Y	Y	Y	Υ	Υ	Υ	Y
WWDG	Y	Y	Y	Y				
Touch sensing	Y	Y						
Systic Timer	Y	Y	Y	Y				
GPIOs	Y	Υ	Υ	Y	Υ	Y		3 pins
Wakeup time to Run mode	0 μs	0.4 µs	3 µs	46 µs		< 8 µs		58 µs
					0.475 µA (no RTC) V _{DD} =1.8V		0.305 μA (no RTC) V _{DD} =1.8V	
Consumption V _{DD} =1.8 to 3.6 V	Down to 230 µA/MHz (from	Down to 43 μΑ/ΜΗz (from	Down to	Down to		1.1 μA vith RTC) _{DD} =1.8V	(v	0.82 μΑ vith RTC) _{DD} =1.8V
(Typ)	Flash)	Flash)	11 μΑ	4.4 µA	(0.475 μA no RTC) n _{DD} =3.0V	(0.305 μA no RTC) n _{DD} =3.0V
					(v	1.35 µA vith RTC) _{DD} =3.0V	(v	1.15 µA vith RTC) _{DD} =3.0V

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before
entering run mode.

3.2 Arm[®] Cortex[®]-M3 core with MPU

The Arm® Cortex®-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The Arm[®] Cortex[®]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an Arm core in the memory size usually associated with 8- and 16-bit devices.



The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded Arm core, the STM32L151xD and STM32L152xD devices are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L151xD and STM32L152xD devices embed a nested vectored interrupt controller able to handle up to 56 maskable interrupt channels (not including the 16 interrupt lines of Arm[®] Cortex[®]-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.



Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See Application note "STM32 microcontroller system memory boot mode" (AN2606) for details.



3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



Standby supplied voltage domain Watchdog LSI RC LSI tempo LSE OSC LSE tempo Radio Sleep Timer Radio Sleep Timer enable -I@V_{DDCORE} LCD enable -1 MHz @V33 ADC enable MSI RC level shifters @V_{DDCORE} / 1,2,4,8,16 / 2,4,8,16 @V33 not deepsleep -HSI RC level shifters deepsleep @V_{DDCORE} not (sleep or deepsleep) @V33 HSE OSC AHB level shifters / 1,2,..512 @V_{DDCORE} @V33_ ck_p APB1 prescaler / 1,2,4,8,16 PLL X 3,4,6,8,12 16,24,32,48 APB2 prescaler / 1,2,4,8,16 @V33 ¥ / 2, 3, 4 detector Clock @V_{DDCORE} source HSE present or not CK_USB48 ◀ ck_usb = Vco / 2 (Vco must be at296 MH timer9en and (not deepsleep) CK_TIMTGO ◀ if (APB1 presc = 1)x1 else x2 apb1 periphen and (not deepsle apb2 periphen and (not deepsleep) MS18583V1

Figure 2. Clock tree



3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 115 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.



3.7 Memories

The STM32L151xD and STM32L152xD devices have the following features:

- 48 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 384 Kbytes of embedded Flash program memory
 - 12 Kbytes of data EEPROM
 - Options bytes

Flash program and data EEPROM are divided into two banks, this enables writing in one bank while running code or reading data in the other bank.

The options bytes are used to write-protect or read-out protect the memory (with 4 Kbytes granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Arm Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.8 FSMC (flexible static memory controller)

The FSMC supports the following modes: SRAM, PSRAM, NOR/OneNAND Flash.

Functionality overview:

- Up to 26 bit address bus
- Up to 16-bit data bus
- Write FIFO
- Burst mode
- Code execution from external memory
- Four chip select signals
- Up to 32 MHz external access

3.9 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

5//

The DMA can be used with the main peripherals: SPI, I²C, USART, SDIO, general-purpose timers, DAC and ADC.

3.10 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.11 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151xD and STM32L152xD devices with up to 40 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 28 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.11.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies

from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode. See *Table 69: Temperature sensor calibration values*.

3.11.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, VREF+, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode. See *Table 15: Embedded internal reference voltage calibration values*.

3.12 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REF+}

Eight DAC trigger inputs are used in the STM32L151xD and STM32L152xD devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.13 Operational amplifier

The STM32L151xD and STM32L152xD devices embed three operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.



The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.14 Ultra-low-power comparators and reference voltage

The STM32L151xD and STM32L152xD devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{RFFINT}) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.15 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.16 Touch sensing

The STM32L151xD and STM32L152xD devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 34 capacitive sensing channels distributed over 11 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to

operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.15: System configuration controller and routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

3.17 Timers and watchdogs

The ultra-low-power STM32L151xD and STM32L152xD devices include seven general-purpose timers, two basic timers, and two watchdog timers.

Table 6 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM5	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 6. Timer feature comparison

3.17.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L151xD and STM32L152xD devices (see *Table* 6 for differences).

TIM2, TIM3, TIM4, TIM5

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.



TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.17.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.17.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.17.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.18 Communication interfaces

3.18.1 I2C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART and two UART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals and are ISO 7816 compliant.

All USART/UART interfaces can be served by the DMA controller.

3.18.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.18.4 Inter-integrated sound (I²S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

3.18.5 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 24 MHz in 8-bit mode, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

3.18.6 Universal serial bus (USB)

The STM32L151xD and STM32L152xD devices embed a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.19 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.



3.20 Development support

3.20.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.


The JTAG port can be permanently disabled with a JTAG fuse.

3.20.2 Embedded Trace Macrocell™

The Arm® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151xD and STM32L152xD device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

Pin descriptions 4

Figure 3. STM32L15xZD LQFP144 pinout



^{1.} This figure shows the package top view.

Figure 4. STM32L15xQD UFBGA132 ballout

Figure 4. STM32L15xQD UFBGA132 ballout												
	1	2	3	4	5	6	7	8	9	10	11	12
Α	PE3	PE1)	(PB8)	BOOTO	(PD7)	PD5	PB4	(PB3)	PA15	(PA14)	(PA13)	(PA12)
В	(PE4)	(PE2)	(PB9)	(РВ7)	PB6	PD6	PD4	(PD3)	(PD1)	PC12	PC10	(PA11)
С	PC13- WKUP2	PE5	(PE0)	(VDD)3	(PB5)	(G14)	(G13)	PD2	(PD0)	PC11)	PH2	(PA10)
D	PC14- OSC32 IN	VKUP3	(VSS)3	(PF2)	(PF1)	(PF0)	(G12)	(G10)	PG9	PA9	PA8	PC9
E	PC15- OSC32 OUT	(LCD	(VSS)6	(PF3)					PG5	PC8	PC7	PC6
F	PHO OSC IN	VSS)5	PF4	(PF5)		(SS_)	VSS_0		PG3	PG4	(SS_)2	(SS_I
G	PH1 (OSC) OUT	VDD_5	(PF6)	(PF7)		VDD_9	VDD_10		PG1)	PG2	(DD)2	(DD)1
Н	PC0	(IRST)	VDD_6	PF8					(PG0)	PD15	PD14	PD13
J	(SSA)	PC1	PC2	PA4	(PA7)	(PF9)	PF12	(PF14)	(PF15)	(PD12)	(PD11)	PD10
K	OPAMP3 VINM	PC3	(PA2)	PA5	PC4	(PF11)	PF13	PD9	PD8	PB15	PB14	PB13
L	(REF)+	PAO- WKUP 1	(PA3)	PA6	PC5	(PB2)	PE8	PE10	PE12	(PB10)	(PB11)	PB12
М	(DDA)	(PA1)	OPAMP1 VIDM	OPAMP2 VINM	(PB0)	(PB1)	PE7	PE9	PE11	PE13	PE1	PE15

1. This figure shows the package top view.




Figure 5. STM32L15xVD LQFP100 pinout

This figure shows the package top view.






Figure 6. STM32L15xRD LQFP64 pinout

1. This figure shows the package top view.

577

Figure 7. STM32L15xRD WLCSP64 ballout

ı	1	2	3	4	5	6	7	8
Α	VDD_2	C10	PD2	(PB3)	(PB5)	BOOTO	VSS_3	VDD_3
В	VSS_2	PA14	PC11)	PB4	PB6	PB9	PO15- OSC32_O	PC14- DS C32_N UT
С	(PA11)	(PA12)	PA15	PC12	(РВ7)	(VLCD)	NRST	PC13- WKUP2
D	PC9	PA9	PA10	PA13	PB8	PC2	09C 0U	PHO T OSC_IN
E	PC6	PC7	PC8	PA8	PA5	PA1	VSSA	PC0
F	PB15	PB14	(PB11)	(PB1)	vss_4	PAO- WKUP1	PC3	PC1
G	PB13	(PB12)	PB10	PA7	PA6	VDD_#	(PA3)	(VDDA)
Н	VDD_1	VSS_	PB2	(PB0)	PC5	PC4	PA4	PA2
Н	VDD_1	VSS_)	PB2	PB0	PC5	PC4)) PA4)

1. This figure shows the package top view.

Table 7. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition					
Pin r	name		e specified in brackets below the pin name, the pin function reset is the same as the actual pin name					
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
I/O etr	ucture	TC	Standard 3.3 V I/O					
1/0 511	ucture	В	B Dedicated BOOT0 pin					
		RST Bidirectional reset pin with embedded weak pull-up resist						
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs durin and after reset						
	Alternate functions	Functions select	ted through GPIOx_AFR registers					
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers					

Table 8. STM32L151xD and STM32L152xD pin definitions

	F	Pins							Pin function	ıs
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
1	B2	1	-	-	PE2	I/O	FT	PE2	TIM3_ETR/LCD_SEG38/ TRACECLK/FSMC_A23	-
2	A1	2	-	-	PE3	I/O	FT	PE3	TIM3_CH1/LCD_SEG39/ TRACED0/FSMC_A19	-
3	B1	3	-	-	PE4	I/O	FT	PE4	TIM3_CH2/TRACED1 /FSMC_A20	-
4	C2	4	-	-	PE5	I/O	FT	PE5	TIM9_CH1/TRACED2 /FSMC_A21	-
5	D2	5	-	-	PE6- WKUP3	I/O	FT	PE6	TIM9_CH2/TRACED3	WKUP3/ RTC_TAMP3
6	E2	6	1	C6	V _{LCD} ⁽³⁾	S - V _{LCD}		V _{LCD}	-	-

Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins							Pin function	ns
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
7	C1	7	2	C8	PC13- WKUP2	I/O	FT	PC13	-	WKUP2/ RTC_TAMP1/ RTC_TS/ RTC_OUT
8	D1	8	3	B8	PC14- OSC32_IN ⁽⁴⁾	I/O	TC	PC14	-	OSC32_IN
9	E1	9	4	В7	PC15- OSC32_OUT	I/O	TC	PC15	-	OSC32_OUT
10	D6	ı	-	-	PF0	I/O	FT	PF0	FSMC_A0	-
11	D5	-	-	-	PF1	I/O	FT	PF1	FSMC_A1	-
12	D4	1	-	-	PF2	I/O	FT	PF2	FSMC_A2	-
13	E4	1	-	-	PF3	I/O	FT	PF3	FSMC_A3	-
14	F3	-	-	-	PF4	I/O	FT	PF4	FSMC_A4	-
15	F4	-	-	-	PF5	I/O	FT	PF5	FSMC_A5	-
16	F2	10	-	-	V _{SS_5}	S	-	V _{SS_5}	-	-
17	G2	11	-	-	V _{DD_5}	S	-	V_{DD_5}	-	-
18	G3	-	-	-	PF6	I/O	FT	PF6	TIM5_CH1/TIM5_ETR	ADC_IN27
19	G4	1	-	-	PF7	I/O	FT	PF7	TIM5_CH2	ADC_IN28/ COMP1_INP
20	H4	1	-	-	PF8	I/O	FT	PF8	TIM5_CH3	ADC_IN29/ COMP1_INP
21	J6	1	1	-	PF9	I/O	FT	PF9	TIM5_CH4	ADC_IN30/ COMP1_INP
22	ı	-	ı	-	PF10	I/O	FT	PF10	-	ADC_IN31/ COMP1_INP
23	F1	12	5	D8	PH0- OSC_IN ⁽⁵⁾	I/O	тс	PH0	-	OSC_IN
24	G1	13	6	D7	PH1- OSC_OUT ⁽⁵⁾	I/O	TC	PH1	-	OSC_OUT
25	H2	14	7	C7	NRST	I/O	RST	NRST	-	-
26	H1	15	8	E8	PC0	I/O	FT	PC0	LCD_SEG18	ADC_IN10/ COMP1_INP

Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins			STIVISELISTA				Pin functions		
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	function ⁽²⁾		
27	J2	16	9	F8	PC1	I/O	FT	PC1	LCD_SEG19	ADC_IN11/ COMP1_INP OPAMP3_VINP	
28	-	17	10	D6	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/ COMP1_INP OPAMP3_VINM	
-	J3	-	-	-	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/ COMP1_INP	
-	K1	-	-	-	OPAMP3_VI NM	I	-	OPAMP3 _VINM	-	-	
29	K2	18	11	F7	PC3	I/O	TC	PC3	LCD_SEG21	ADC_IN13/ COMP1_INP/ OPAMP3_VOUT	
30	J1	19	12	E7	V _{SSA}	S	-	V _{SSA}	-	-	
31	1	20	-	-	V _{REF-}	S	-	V _{REF-}	-	-	
32	L1	21	-	-	V_{REF^+}	S	ı	V _{REF+}	-	-	
33	M1	22	13	G8	V_{DDA}	S	-	V_{DDA}	-	-	
34	L2	23	14	F6	PA0-WKUP1	I/O	FT	PA0	TIM2_CH1_ETR/ TIM5_CH1/ USART2_CTS	WKUP1/ RTC_TAMP2/ ADC_IN0/ COMP1_INP	
35	M2	24	15	E6	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/ USART2_RTS/ LCD_SEG0	ADC_IN1/ COMP1_INP/ OPAMP1_VINP	
36	1	25	16	Н8	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/ TIM9_CH1/ USART2_TX/LCD_SEG1	ADC_IN2/ COMP1_INP/ OPAMP1_VINM	
-	K3	-	-	-	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/ TIM9_CH1/ USART2_TX/LCD_SEG1	ADC_IN2/ COMP1_INP	
-	M3	-	-	-	OPAMP1_VI NM	I	TC	OPAMP1_ VINM	-	-	
37	L3	26	17	G7	PA3	I/O	TC	PA3	TIM2_CH4/TIM5_CH4/ TIM9_CH2/ USART2_RX/LCD_SEG2	ADC_IN3/ COMP1_INP/ OPAMP1_VOUT	

Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins			3 HVI32L ISTA				Pin functions		
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions	
38	-	27	18	F5	V _{SS_4}	S	-	V _{SS_4}	-	-	
39	ı	28	19	G6	V _{DD_4}	S	ı	V _{DD_4}	-	-	
40	J4	29	20	H7	PA4	I/O	TC	PA4	SPI1_NSS/SPI3_NSS/ I2S3_WS/USART2_CK	ADC_IN4/ DAC_OUT1/ COMP1_INP	
41	K4	30	21	E5	PA5	I/O	TC	PA5	TIM2_CH1_ETR/ SPI1_SCK	ADC_IN5/ DAC_OUT2/ COMP1_INP	
42	L4	31	22	G5	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/ SPI1_MISO/ LCD_SEG3	ADC_IN6/ COMP1_INP/ OPAMP2_VINP	
43	1	32	23	G4	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/ LCD_SEG4	ADC_IN7/ COMP1_INP/ OPAMP2_VINM	
-	J5	ı	-	-	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/ LCD_SEG4	ADC_IN7/ COMP1_INP	
-	M4	-	-	-	OPAMP2_VI NM	ı	TC	OPAMP2_V INM	-	-	
44	K5	33	24	H6	PC4	I/O	FT	PC4	LCD_SEG22	ADC_IN14/ COMP1_INP	
45	L5	34	25	H5	PC5	I/O	FT	PC5	LCD_SEG23	ADC_IN15/ COMP1_INP	
46	M5	35	26	H4	PB0	I/O	TC	PB0	TIM3_CH3/LCD_SEG5	ADC_IN8/ COMP1_INP/ OPAMP2_VOUT/ VREF_OUT	
47	M6	36	27	F4	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6	ADC_IN9/ COMP1_INP/ VREF_OUT	
48	L6	37	28	НЗ	PB2	I/O	FT	PB2/ BOOT1	BOOT1	ADC_IN0b	
49	K6	-	-	_	PF11	I/O	FT	PF11		ADC_IN1b	
50	J7	-	-	-	PF12	I/O	FT	PF12	FSMC_A6	ADC_IN2b	
51	E3	-	-	-	V_{SS_6}	S	-	V _{SS_6}	-	-	



Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins							Pin function	s
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
52	Н3	-	-	-	V _{DD_6}	S	-	V _{DD_6}	-	-
53	K7	-	-	-	PF13	I/O	FT	PF13	FSMC_A7	ADC_IN3b
54	J8	-	-	-	PF14	I/O	FT	PF14	FSMC_A8	ADC_IN6b
55	J9	-	-	-	PF15	I/O	FT	PF15	FSMC_A9	ADC_IN7b
56	Н9	1	-	-	PG0	I/O	FT	PG0	FSMC_A10	ADC_IN8b
57	G9	-	-	-	PG1	I/O	FT	PG1	FSMC_A11	ADC_IN9b
58	M7	38	-	-	PE7	I/O	TC	PE7	FSMC_D4	ADC_IN22/ COMP1_INP
59	L7	39	-	-	PE8	I/O	TC	PE8	FSMC_D5	ADC_IN23/ COMP1_INP
60	M8	40	-	-	PE9	I/O	TC	PE9	TIM2_CH1_ETR /FSMC_D6	ADC_IN24/ COMP1_INP
61	-	-	-	-	V _{SS_7}	S	-	V _{SS_7}	-	-
62	-	1	-	-	V _{DD_7}	S	-	V _{DD_7}	-	-
63	L8	41	-	-	PE10	I/O	TC	PE10	TIM2_CH2/FSMC_D7	ADC_IN25/ COMP1_INP
64	M9	42	-	-	PE11	I/O	FT	PE11	TIM2_CH3/FSMC_D8	-
65	L9	43	-	-	PE12	I/O	FT	PE12	TIM2_CH4/SPI1_NSS /FSMC_D9	-
66	M10	44	-	-	PE13	I/O	FT	PE13	SPI1_SCK/FSMC_D10	-
67	M11	45	-	-	PE14	I/O	FT	PE14	SPI1_MISO/FSMC_D11	-
68	M12	46	-	-	PE15	I/O	FT	PE15	SPI1_MOSI/FSMC_D12	-
69	L10	47	29	G3	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/ USART3_TX/ LCD_SEG10	-
70	L11	48	30	F3	PB11	I/O	FT	PB11	TIM2_CH4/ I2C2_SDA/ USART3_RX/ LCD_SEG11	-
71	F12	49	31	H2	V _{SS_1}	S	-	V _{SS_1}	-	-
72	G12	50	32	H1	V _{DD_1}	S	-	V _{DD_1}	-	-
73	L12	51	33	G2	PB12	I/O	FT	PB12	TIM10_CH1/I2C2_SMBA/ SPI2_NSS/ I2S2_WS/ USART3_CK/ LCD_SEG12	ADC_IN18/ COMP1_INP

Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins							Pin functions		
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions	
74	K12	52	34	G1	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/ LCD_SEG13	ADC_IN19/ COMP1_INP	
75	K11	53	35	F2	PB14	1/0	FT	PB14	TIM9_CH2/SPI2_MISO/ USART3_RTS/ LCD_SEG14	ADC_IN20/ COMP1_INP	
76	K10	54	36	F1	PB15	I/O	FT	PB15	TIM11_CH1/SPI2_MOSI/ I2S2_SD/ LCD_SEG15	ADC_IN21/ COMP1_INP/ RTC_REFIN	
77	K9	55	-	-	PD8	I/O	FT	PD8	USART3_TX/LCD_SEG28/ FSMC_D13	-	
78	K8	56	-	-	PD9	I/O	FT	PD9	USART3_RX/LCD_SEG29/ FSMC_D14	-	
79	J12	57	-	-	PD10	I/O	FT	PD10	USART3_CK/LCD_SEG30/ FSMC_D15	-	
80	J11	58	-	-	PD11	I/O	FT	PD11	USART3_CTS/LCD_SEG31 /FSMC_A16	-	
81	J10	59	-	-	PD12	I/O	FT	PD12	TIM4_CH1/USART3_RTS/ LCD_SEG32/ FSMC_A17	-	
82	H12	60	-	-	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33/ FSMC_A18	-	
83	-	-	-	-	V _{SS_8}	S	-	V _{SS_8}	-	-	
84	-	-	-	-	V _{DD_8}	S	-	V _{DD_8}	-	-	
85	H11	61	-	-	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34/ FSMC_D0	-	
86	H10	62	-	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35 /FSMC_D1	-	
87	G10	-	-	-	PG2	I/O	FT	PG2	FSMC_A12	ADC_IN10b	
88	F9	-	-	-	PG3	I/O	FT	PG3	FSMC_A13	ADC_IN11b	
89	F10	-	-	-	PG4	I/O	FT	PG4	FSMC_A14	ADC_IN12b	
90	E9	-	-	-	PG5	I/O	FT	PG5	FSMC_A15	-	
91	-	-	-	-	PG6	I/O	FT	PG6	-	-	



Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins			31W32E1317				Pin functions		
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions	
92	-	-	-	-	PG7	I/O	FT	PG7	-	-	
93	1	1	-	-	PG8	I/O	FT	PG8	-	-	
94	F6	ı	-	-	V _{SS_9}	S		V _{SS_9}	-	-	
95	G6	-	-	1	V _{DD_9}	S		V _{DD_9}	-	-	
96	E12	63	37	E1	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/ LCD_SEG24/SDIO_D6	-	
97	E11	64	38	E2	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/ LCD_SEG25/SDIO_D7	-	
98	E10	65	39	E3	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26/ SDIO_D0	-	
99	D12	66	40	D1	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27/ SDIO_D1	-	
100	D11	67	41	E4	PA8	I/O	FT	PA8	USART1_CK/MCO/ LCD_COM0	-	
101	D10	68	42	D2	PA9	I/O	FT	PA9	USART1_TX / LCD_COM1	-	
102	C12	69	43	D3	PA10	I/O	FT	PA10	USART1_RX / LCD_COM2	-	
103	B12	70	44	C1	PA11	I/O	FT	PA11	USART1_CTS/ SPI1_MISO	USB_DM	
104	A12	71	45	C2	PA12	I/O	FT	PA12	USART1_RTS/ SPI1_MOSI	USB_DP	
105	A11	72	46	D4	PA13	I/O	FT	JTMS- SWDIO	JTMS-SWDIO	-	
106	C11	73	-	-	PH2	I/O	FT	PH2	FSMC_A22	-	
107	F11	74	47	В1	V _{SS_2}	S	-	V _{SS_2}	-	-	
108	G11	75	48	A1	V _{DD_2}	S	ı	V _{DD_2}	-		
109	A10	76	49	B2	PA14	I/O	FT	JTCK- SWCLK	JTCK-SWCLK	-	
110	A9	77	50	C3	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/ SPI1_NSS/SPI3_NSS/ I2S3_WS/LCD_SEG17/ JTDI	-	



Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins							Pin functions		
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions	
111	B11	78	51	A2	PC10	I/O	FT	PC10	SPI3_SCK/I2S3_CK/ USART3_TX/UART4_TX/ LCD_SEG28/LCD_SEG40/ LCD_COM4/ SDIO_D2	-	
112	C10	79	52	В3	PC11	I/O	FT	PC11	SPI3_MISO/USART3_RX/ UART4_RX/ LCD_SEG29/LCD_SEG41/ LCD_COM5/ SDIO_D3	-	
113	B10	80	53	C4	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/ USART3_CK/ UART5_TX/LCD_SEG30/ LCD_SEG42/ LCD_COM6/SDIO_CK	-	
114	С9	81	1	-	PD0	I/O	FT	PD0	TIM9_CH1/SPI2_NSS/ I2S2_WS/ FSMC_D2	-	
115	В9	82	1	-	PD1	I/O	FT	PD1	SPI2_SCK/I2S2_CK /FSMC_D3	-	
116	C8	83	54	A3	PD2	I/O	FT	PD2	TIM3_ETR/ UART5_RX/LCD_SEG31/ LCD_SEG43/LCD_COM7/ SDIO_CMD	-	
117	B8	84	-	-	PD3	I/O	FT	PD3	SPI2_MISO/USART2_CTS/ FSMC_CLK	-	
118	В7	85	1	-	PD4	I/O	FT	PD4	SPI2_MOSI/I2S2_SD/ USART2_RTS/ FSMC_NOE	-	
119	A6	86	-	-	PD5	I/O	FT	PD5	USART2_TX/FSMC_NWE	-	
120	F7	-	-	-	V _{SS_10}	S	-	V _{SS_10}	-	-	
121	G7	ı	1	-	V _{DD_10}	S	1	V _{DD_10}	-	-	
122	B6	87	-	-	PD6	I/O	FT	PD6	USART2_RX /FSMC_NWAIT	-	
123	A5	88	1	-	PD7	I/O	FT	T PD7 TIM9_CH2/USART2_CK /FSMC_NE1		-	
124	D9	-	-	-	PG9	I/O	FT	PG9	FSMC_NE2	-	



Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

	F	Pins							Pin function	ıs
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
125	D8	-	-	-	PG10	I/O	FT	PG10	FSMC_NE3	-
126	-	-	-	-	PG11	I/O	FT	PG11	-	-
127	D7	-	-	-	PG12	I/O	FT	PG12	FSMC_NE4	-
128	C7	-	-	-	PG13	I/O	FT	PG13	FSMC_A24	-
129	C6	-	-	-	PG14	I/O	FT	PG14	FSMC_A25	-
130	-	-	-	-	V _{SS_11}	S	-	V _{SS_11}	-	-
131	-	-	-	-	V _{DD_11}	S	-	V _{DD_11}	-	-
132	-	ı	-	-	PG15	I/O	FT	PG15	-	-
133	A8	89	55	A4	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/ SPI3_SCK/ I2S3_CK/ LCD_SEG7/JTDO	COMP2_INM
134	A7	90	56	B4	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/ SPI3_MISO/ LCD_SEG8/NJTRST	COMP2_INP
135	C5	91	57	A5	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/ SPI1_MOSI/ SPI3_MOSI/ I2S3_SD/LCD_SEG9	COMP2_INP
136	B5	92	58	B5	PB6	I/O	FT	PB6	TIM4_CH1/I2C1_SCL/ USART1_TX/	COMP2_INP
137	B4	93	59	C5	PB7	I/O	FT	PB7	TIM4_CH2/I2C1_SDA/ USART1_RX/FSMC_NADV	COMP2_INP/ PVD_IN
138	A4	94	60	A6	воото	Ι	В	воото	-	-
139	A3	95	61	D5	PB8	I/O	FT	PB8	TIM4_CH3/TIM10_CH1/ I2C1_SCL/ LCD_SEG16/SDIO_D4	-
140	В3	96	62	В6	PB9	I/O	FT	PB9	TIM4_CH4/ TIM11_CH1/I2C1_SDA/ LCD_COM3/ SDIO_D5	-
141	С3	97	1	-	PE0	I/O	FT	PE0	TIM4_ETR/TIM10_CH1/ LCD_SEG36/FSMC_NBL0	-
142	A2	98	-	-	PE1	I/O	FT	PE1	TIM11_CH1/LCD_SEG37 /FSMC_NBL1	-

Pins

Pin functions

Pin functions

Pin functions

Additional functions

Additional functions

-

Table 8. STM32L151xD and STM32L152xD pin definitions (continued)

1. I = input, O = output, S = supply.

64

99 | 63

100

UFBGA132

D3

C4

LQFP144

143

144

2. Function availability depends on the chosen device.

A7

Α8

3. Applicable to STM32L152xD devices only. In STM32L151xD devices, this pin should be connected to V_{DD}.

S

S

V_{SS 3}

 $V_{DD\ 3}$

4. The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

 V_{SS_3}

 V_{DD_3}

5. The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function



Pin descriptions

Alternate functions

Table 9. Alternate function input/output

		Digital alternate function number														
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8 .	. AFIO11	AFIO12 .	. AFIO14	AFIO15			
Port name		<u> </u>	l			Al	ternate fu	inction			1	1	•			
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM			
воото	воото	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT			
NRST	NRST	-	-	-	-	-	-	-	-	-	-	-	-			
PA0-WKUP1	-	TIM2_CH1_ETR	TIM5_CH1	-	-	-	-	USART2_CTS	-	-	-	TIMx_IC1	EVENT OUT			
PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_RTS	-	SEG0	-	TIMx_IC2	EVENT OUT			
PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_TX	-	SEG1	-	TIMx_IC3	EVENT OUT			
PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	-	USART2_RX	-	SEG2	-	TIMx_IC4	EVENT OUT			
PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK	-	-	-	TIMx_IC1	EVENT OUT			
PA5	-	TIM2_CH1_ETR	-	-	-	SPI1_SCK	-	-	-	-	-	TIMx_IC2	EVENT OUT			
PA6	-	-	TIM3_CH1	TIM10_CH1	-	SPI1_MISO	-	-	-	SEG3	-	TIMx_IC3	EVENT OUT			
PA7	-	-	TIM3_CH2	TIM11_CH1	-	SPI1_MOSI	-	-	-	SEG4	-	TIMx_IC4	EVENT OUT			
PA8	мсо	-	-	-	-	-	-	USART1_CK	-	СОМО	-	TIMx_IC1	EVENT OUT			
PA9	-	-	-	-	-	-	-	USART1_TX	-	СОМ1	-	TIMx_IC2	EVENT OUT			
PA10	-	-	-	-	-	-	-	USART1_RX	-	COM2	-	TIMx_IC3	EVENT OUT			
PA11	-	-	-	-	-	SPI1_MISO		USART1_CTS	-	-	-	TIMx_IC4	EVENT OUT			





Table 9. Alternate function input/output (continued)

					Ι	Digital alte	ernate fui	te function number									
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8 .	AFIO11	AFIO12	AFIO14	AFIO15				
Port name						Alt	ternate fu	inction		•		•					
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM				
PA12	-	-	-	-	-	SPI1_MOSI	-	USART1_RTS	-	-	-	TIMx_IC1	EVENT OUT				
PA13	JTMS-SWDIO	-	-	-	-	-	-	-	-	-	-	TIMx_IC2	EVENT OUT				
PA14	JTCK-SWCLK		-	-	-	-	-	-	-	-	-	TIMx_IC3	EVEN TOUT				
PA15	JTDI	TIM2_CH1_ETR	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	-	-	SEG17	-	TIMx_IC4	EVEN TOUT				
PB0	-		TIM3_CH3	-	-	-		-	-	SEG5	-	-	EVEN TOUT				
PB1	-	-	TIM3_CH4	-	-	-	-	-	-	SEG6	-	-	EVENT OUT				
PB2	BOOT1	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT				
PB3	JTDO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK I2S3_CK	-	-	SEG7	-	-	EVENT OUT				
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	-	-	SEG8	-	-	EVENT OUT				
PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD	-	-	SEG9	-	-	EVENT OUT				
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	-	-	EVENT OUT				
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	NADV	-	EVENT OUT				
PB8	-	-,	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	SEG16	SDIO_D4	-	EVENT OUT				
PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	-	-	-	-	СОМЗ	SDIO_D5	-	EVENT OUT				
PB10	-	TIM2_CH3	-	-	I2C2_SCL	-	-	USART3_TX	-	SEG10	-	-	EVENT OUT				

Table 9. Alternate function input/output (continued) Digital alternate function number AFIO0 AFIO1 AFIO2 AFIO3 AFIO4 AFIO5 AFIO6 AFIO7 AFIO8 AFIO11 AFIO12 AFIO14 AFIO15 Port name **Alternate function** TIM9/ FSMC/ TIM3/4/5 USART1/2/3 UART4/5 LCD SYSTEM **SYSTEM** TIM2 **SPI1/2** SPI3 **CPRI** I2C1/2 10/11 **SDIO** EVENT OUT TIM2 CH4 I2C2 SDA USART3 RX SEG11 PB11 TIM10_CH1 I2C2_SMBA SPI2_NSS I2S2_WS **EVENT** USART3_CK SEG12 PB12 OUT SPI2_SCK I2S2_CK **EVENT** TIM9 CH1 PB13 USART3 CTS SEG13 OUT EVENT SEG14 PB14 TIM9_CH2 SPI2 MISO USART3 RTS OUT SPI2 MOSI **EVENT** PB15 TIM11_CH1 SEG15 12S2 SD OUT EVENT OUT PC0 SEG18 TIMx IC1 EVENT OUT PC1 SEG19 TIMx_IC2 EVENT OUT PC2 SEG20 TIMx IC3 EVENT OUT PC3 SEG21 TIMx_IC4 **EVENT** PC4 SEG22 TIMx_IC1 OUT EVENT OUT PC5 SEG23 TIMx IC2 **EVENT** SEG24 SDIO D6 TIMx_IC3 PC6 TIM3_CH1 I2S2_MCK OUT EVENT OUT I2S3_MCK PC7 TIM3 CH2 SEG25 SDIO D7 TIMx IC4 EVENT OUT SEG26 SDIO D0 TIMx IC1 PC8 TIM3 CH3 **EVENT** SEG27 PC9 TIM3 CH4 SDIO D1 TIMx IC2 OUT





Table 9. Alternate function input/output (continued)

					I	Digital alt	ernate fui	nction numb	er				
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO11	AFIO12	. AFIO14	AFIO15
Port name					L	Al	ternate fu	ınction	<u>I</u>		<u> </u>		
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM
PC10	-	-	-	-	-	-	SPI3_SCK I2S3_CK	USART3_TX	UART4_TX	COM4/ SEG28/ SEG40	SDIO_D2	TIMx_IC3	EVENT OUT
PC11	-	-	-	-	-	-	SPI3_MISO	USART3_RX	UART4_RX	COM5/ SEG29 /SEG41	SDIO_D3	TIMx_IC4	EVENT OUT
PC12	-	-	-	-	-	-	SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX	COM6/ SEG30/ SEG42	SDIO_CK	TIMx_IC1	EVENT OUT
PC13-WKUP2	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC2	EVENT OUT
PC14 OSC32_IN	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC3	EVENT OUT
PC15 OSC32_OUT	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC4	EVENT OUT
PD0	-	-	-	TIM9_CH1	-	SPI2_NSS I2S2_WS	-	-	-	-	D2 /DA2	TIMx_IC1	EVENT OUT
PD1	-	-	-	-	-	SPI2 SCK I2S2_CK	-	-	-	-	D3 /DA3	TIMx_IC2	EVENT OUT
PD2	-	-	TIM3_ETR	-	-	-	-	-	UART5_RX	COM7/ SEG31/ SEG43	SDIO_ CMD	TIMx_IC3	EVENT OUT
PD3	-	-	-	-	-	SPI2_MISO	-	USART2_CTS	-	-	CLK	TIMx_IC4	EVENT OUT
PD4	-	-	-	-	-	SPI2_MOSI I2S2_SD	-	USART2_RTS	-	-	NOE	TIMx_IC1	EVENT OUT
PD5	-	-	-	-	-	-	-	USART2_TX	-	-	NWE	TIMx_IC2	EVENT OUT
PD6	-	-	-	-	-	-	-	USART2_RX	-	-	NWAIT	TIMx_IC3	EVENT OUT
PD7	-	-	-	TIM9_CH2	-	-	-	USART2_CK	-	-	NE1	TIMx_IC4	EVENT OUT

EVENT OUT

TIMx_IC3

			Ta	able 9. Al	ternate	function	input/ou	utput (conti	nued)				
					[Digital alte	ernate fui	nction numb	er				
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8 .	. AFIO11	AFIO12	AFIO14	AFIO15
Port name			•			Alt	ernate fu	inction	<u> </u>		1	•	-
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM
PD8	-	-	-	-	-	-	-	USART3_TX	-	SEG28	D13/DA13	TIMx_IC1	EVENT OUT
PD9	-	-	-	-	-	-	-	USART3_RX	-	SEG29	D14/DA14	TIMx_IC2	EVENT OUT
PD10	-	-	-	-	-	-	-	USART3_CK	-	SEG30	D15/DA15	TIMx_IC3	EVENT OUT
PD11	-	-	-	-	-	-	-	USART3_CTS	-	SEG31	A16	TIMx_IC4	EVENT OUT
PD12	-	-	TIM4_CH1	-	=	-	-	USART3_RTS	-	SEG32	A17	TIMx_IC1	EVENT OUT
PD13	-	-	TIM4_CH2	-	-	-	-	-	-	SEG33	A18	TIMx_IC2	EVENT OUT
PD14	-	-	TIM4_CH3	-	-	-	-	-	-	SEG34	D0/DA0	TIMx_IC3	EVENT OUT
PD15	-	-	TIM4_CH4	-	=	-	-	-	-	SEG35	D1/DA1	TIMx_IC4	EVENT OUT
PE0	-	-	TIM4_ETR	TIM10_CH1	-	-	-	-	-	SEG36	NBL0	TIMx_IC1	EVENT OUT
PE1	-	-	-	TIM11_CH1	-	-	-	-	-	SEG37	NBL1	TIMx_IC2	EVENT OUT
PE2	TRACECK	-	TIM3_ETR	-	-	-	-	-	-	SEG 38	A23	TIMx_IC3	EVENT OUT
PE3	TRACED0	-	TIM3_CH1	-	-	-	-	-	-	SEG 39	A19	TIMx_IC4	EVENT OUT
PE4	TRACED1	-	TIM3_CH2	-	-	-	-	-	-	-	A20	TIMx_IC1	EVENT OUT
PE5	TRACED2	-	-	TIM9_CH1	-	-	-	-	-	-	A21	TIMx_IC2	EVENT OUT



PE6-WKUP3

TRACED3

TIM9_CH2



Table 9. Alternate function input/output (continued)

					[Digital alte	ernate fui	nction numb	er				
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8 .	AFIO11	AFIO12	AFIO14	AFIO15
Port name		1			I.	Alt	ernate fu	inction	1	1	1		
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM
PE7	-	-	-	-	-	-	-	-	-	-	D4/DA4	TIMx_IC4	EVENT OUT
PE8	-	-	-	-	-	-	-	-	-	-	D5/DA5	TIMx_IC1	EVENT OUT
PE9	-	TIM2_CH1_ETR	-	-	-	-	-	-	-	-	D6/DA6	TIMx_IC2	EVENT OUT
PE10	-	TIM2_CH2	-	-	-	-	-	-	-	-	D7/DA7	TIMx_IC3	EVENT OUT
PE11	-	TIM2_CH3	-	-	-	-	-	-	-	-	D8/DA8	TIMx_IC4	EVENT OUT
PE12	-	TIM2_CH4	-	-	-	SPI1_NSS	-	-	-	-	D9/DA9	TIMx_IC1	EVENT OUT
PE13	-	-	-	-	-	SPI1_SCK	-	-	-	-	D10/DA10	TIMx_IC2	EVENT OUT
PE14	-	-	-	-	-	SPI1_MISO	-	-	-	-	D11/DA11	TIMx_IC3	EVENT OUT
PE15	-	-	-	-	-	SPI1_MOSI	-	-	-	-	D12/DA12	TIMx_IC4	EVENT OUT
PF0	-	-	-	-	-	-	-	-	-	-	A0	-	EVENT OUT
PF1	-	-	-	-	-	-	-	-	-	-	A1	-	EVENT OUT
PF2	-	-	-	-	-	-	-	-	-	-	A2	-	EVENT OUT
PF3	-	-	-	-	-	-	-	-	-	-	A3	-	EVENT OUT
PF4	-	-	-	-	-	-	-	-	-	-	A4	-	EVENT OUT
PF5	-	-	-	-	-	-	-	-	-	-	A5	-	EVENT OUT

Pin descriptions

Table 9. Alternate function input/output (continued)

						Digital alte	ernate fui	nction numb	er												
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO11	AFIO12	AFIO14	AFIO15								
Port name					l	Alt	ternate fu	ınction	<u> </u>		I I										
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM								
PF6	-	-	TIM5_ETR	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF7	-	-	TIM5_CH2	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF8	-	-	TIM5_CH3	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF9	-	-	TIM5_CH4	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF10	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF11	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT								
PF12	-	-	-	-	-	-	-	-	-	-	A6	-	EVENT OUT								
PF13	-	-	-	-	-	-	-	-	-	-	A7	-	EVENT OUT								
PF14	-	-	-	-	-	-	-	-	-	-	A8	-	EVENT OUT								
PF15	-	-	-	-	-	-	-	-	-	-	A9	-	EVENT OUT								
PG0	-	-	-	-	-	-	-	-	-	-	A10	-	EVENT OUT								
PG1	-	-	-	-	-	-	-	-	-	-	A11	-	EVENT OUT								
PG2	-	-	-	-	-	-	-	-	-	-	A12	-	EVENT OUT								
PG3	-	-	-	-	-	-	-	-	-	-	A13	-	EVENT OUT								
PG4	-	-	-	-	-	-	-	-	-	-	A14	-	EVENT OUT								






Table 9. Alternate function input/output (continued)

					[Digital alte	rnate fu	nction numb	er				
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8 .	AFIO11	AFIO12	AFIO14	AFIO15
Port name						Alt	ernate fu	ınction					
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	LCD	FSMC/ SDIO	CPRI	SYSTEM
PG5	-	-	-	-	-	-	-	-	-	-	A15	-	EVENT OUT
PG6	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PG7	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PG8	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PG9	-	-	-	-	-	-	-	-	-	-	NE2	-	EVENT OUT
PG10	-	-	-	-	-	-	-	-	-	-	NE3	-	EVENT OUT
PG11	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PG12	-	-	-	-	-	-	-	-	-	-	NE4	-	EVENT OUT
PG13	-	-	-	-	-	-	-	-	-	-	A24	-	EVENT OUT
PG14	-	-	-	-	-	-	-	-	-	-	A25	-	EVENT OUT
PG15	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PH0OSC_IN	-	-	-	-	-	-	-	-	-	-	-	-	-
PH1OSC_OUT	-	-	-	-	-	-	-	-	-	-	-	-	-
PH2	-	-	-	-	-	-	1	-	-	-	A22	-	-

5 Memory mapping





6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.



6.1.6 Power supply scheme





Figure 11. Power supply scheme

6.1.7 Optional LCD power supply scheme


Figure 12. Optional LCD power supply scheme



- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

6.1.8 Current consumption measurement

Figure 13. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 10: Voltage characteristics*, *Table 11: Current characteristics*, and *Table 12: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 10. Volt	age chara	cteristics
----------------	-----------	------------

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} and V _{DD}) ⁽¹⁾	-0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on five-volt tolerant pin	V _{SS} -0.3	V _{DD} +4.0	V
VIN	Input voltage on any other pin	V _{SS} -0.3	-0.3 4.0 V _{DD} +4.0 V _{SS} -0.3 4.0 - 50 m\	
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	m\/
V _{SSX} -V _{SS}	Variations between all different ground pins ⁽³⁾	-	50	IIIV
V _{REF+} –V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.12	

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

62/155

Table 11. Current characteristics

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all V _{SS_x} ground lines (sink) ⁽¹⁾	100	
I _{VDD(PIN)}	Maximum current into each V _{DD_x} power pin (source) ⁽¹⁾	70	
I _{VSS(PIN)}	Maximum current out of each VSS_x ground pin (sink) ⁽¹⁾	-70	
1.	Output current sunk by any I/O and control pin	25	
I _{IO}	Output current sourced by any I/O and control pin	- 25	mA
71	Total output current sunk by sum of all IOs and control pins ⁽²⁾	60	
ΣΙ _{ΙΟ(PIN)}	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-60	
(3)	Injected current on five-volt tolerant I/O(4), RST and B pins	-5/+0	
I _{INJ(PIN)} (3)	Injected current on any other pin (5)	± 5	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

DocID022027 Rev 12

^{2.} VIN maximum must always be respected. Refer to Table 11 for maximum allowed injected current values.

^{3.} Include V_{REF-} pin.

This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

^{3.} Negative injection disturbs the analog performance of the device. See note in Section 6.3.19.

- 4. Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10: Voltage characteristics* for the maximum allowed input voltage values.
- 6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 12. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 13. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	32	
		BOR detector disabled	1.65	3.6	
V _{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V
		BOR detector disabled, after power on	1.65	32 32 32 3.6 3.6 3.6 3.6 3.6 3.6 5.5 ⁽³⁾ 5.25 ⁽³⁾ 5.5 V _{DD} +0.3 500 465	
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC and DAC not used)	Must be the same voltage as	1.65	3.6	V
V _{DDA} (*)	Analog operating voltage (ADC or DAC used)	$V_{DD}^{(2)}$	1.8	3.6	V
		FT pins; 2.0 V ≤V _{DD}	-0.3	5.5 ⁽³⁾	
	I/O input valtage	FT pins; V _{DD} < 2.0 V	-0.3	5.25 ⁽³⁾	V
V _{IN}	I/O input voltage	BOOT0 pin	0	5.5	V
		Any other pin	-0.3	V _{DD} +0.3	
		LQFP144 package	-	500	
		LQFP100 package	-	465	
P_D	Power dissipation at TA = 85 °C for suffix 6 or TA = 105 °C for suffix 7 ⁽⁴⁾	LQFP64 package	-	435	mW
		UFBGA132	-	333	
		WLCSP64 package	-	435	
TA	Ambient temperature for 6 suffix version	Maximum power dissipation ⁽⁵⁾	-40	85	°C
IA	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	C

Table 13. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
TJ	lunction tomporature range	6 suffix version	-40	105	°C
	Junction temperature range	7 suffix version	suffix version –40 110	110	

- 1. When the ADC is used, refer to Table 64: ADC characteristics.
- 2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up .
- 3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 80: Thermal characteristics on page 146).
- In low-power dissipation state, T_A can be extended to -40°C to 105°C temperature range as long as T_J does not exceed T_J max (see *Table 80: Thermal characteristics on page 146*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the conditions summarized in *Table 13*.

Table 14. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	V _{DD} rise time rate	BOR detector enabled	0	-	∞	- μs/V	
t _{VDD} ⁽¹⁾	VDD rise time rate	BOR detector disabled	0	-	1000		
VDD	V fall time rate	BOR detector enabled	20	-	∞		
	V _{DD} fall time rate	BOR detector disabled	0	-	1000		
T (1)	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	ms	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6		
V	Power on/power down reset	Falling edge	1	1.5	1.65		
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65		
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
V_{BOR0}	brown-out reset threshold o	Rising edge	1.69	1.76	1.8	V	
V _{BOR1}	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	\ \	
	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07		
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
V_{BOR2}	Diowir-out leset tilleshold 2	Rising edge	2.31	2.41	2.44		

Table 14. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Drown out road throshold 2	Falling edge	2.45	2.55	2.6	
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
V_{BOR4}	Brown-out reset tilleshold 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
V_{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
V_{PVD1}	F VD tilleshold i	Rising edge	2.08	2.14	2.18	V
V	PVD threshold 2	Falling edge	2.20	2.24	2.28	
V_{PVD2}	F VD tilleshold 2	Rising edge	2.28	2.34	2.38	
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	
V_{PVD3}	FVD tillesiloid 3	Rising edge	2.47	2.54	2.58	
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V_{PVD4}	F VD tilleshold 4	Rising edge	2.68	2.74	2.79	
V	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V_{PVD5}	FVD tilleshold 5	Rising edge	2.87	2.94	2.99	
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	
V_{PVD6}	FVD tilleshold o	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V_{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

^{1.} Guaranteed by characterization results.

^{2.} Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 16* are based on characterization results, unless otherwise specified.

Table 15. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00F8 - 0x1FF8 00F9

Table 16. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} (1)	Internal reference voltage	– 40 °C < T _J < +110 °C	1.202	1.224	1.242	V
I _{REFINT}	Internal reference current consumption	-	-	1.4	2.3	μА
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REF} value ⁽²⁾	Including uncertainties due to ADC and V_{DDA}/V_{REF+} values	-	-	±5	mV
T _{Coeff} ⁽³⁾	Temperature coefficient	-40 °C < T _J < +110 °C	-	25	100	ppm/°C
A _{Coeff} ⁽³⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽³⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (3)	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
T _{ADC_BUF} ^{(3) (4)}	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} (3)	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I _{VREF_OUT} (3)	VREF_OUT output current (5)	-	-	-	1	μΑ
C _{VREF_OUT} (3)	VREF_OUT output load	-	-	-	50	pF
I _{LPBUF} ⁽³⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} (3)	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽³⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} (3)	3/4 reference voltage	-	74	75	76	KEHINI

^{1.} Guaranteed by test in production.



 $^{2. \}quad \text{The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes. } \\$

^{3.} Guaranteed by characterization results.

^{4.} Shortest sampling time can be determined in the application by multiple iterations.

^{5.} To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhrystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature $T_A = 25\,^{\circ}\text{C}$ and V_{DD} supply voltage conditions summarized in *Table 13: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{AHB}.
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in *Table 26: High-speed external user clock characteristics*.
- For maximum current consumption V_{DD} = V_{DDA} = 3.6 V is applied to all supply pins.
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise.

Table 17. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions		f _{HCLK} [MHz]	Тур	Max (1)	Unit
			Range3,	1	290	500	
			V _{CORE} =1.2 V	2	505	750	μΑ
			VOS[1:0]=11	4	955	1200	
		 f _{HSE} = f _{HCLK} up to 16MHz,	Range2,	4	1.15	1.6	
		included $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾	V _{CORE} =1.5 V	8	2.3	2.9	mA
	Supply current in Run mode code executed from Flash	16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	4.25	5.2	
			Range1, V _{CORE} =1.8 V VOS[1:0]=01	8	2.65	3.5	
I _{DD (Run}				16	5.35	6.5	
from				32	10.5	12	
Flash)		HSI clock source (16 MHz)	Range2, V _{CORE} =1.5 V VOS[1:0]=10	16	4.35	5.2	
			Range1, V _{CORE} =1.8 V VOS[1:0]=01	32	10.5	12.3	
		MSI clock, 65 kHZ	Range3,	0.065	46	130	
		MSI clock, 524 kHZ	V _{CORE} =1.2 V	0.524	160	250	μA
		MSI clock, 4.2 MHZ	VOS[1:0]=11	4.2	965	1200	

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 18. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions	f _{HCLK}	Тур	Max	Unit	
			Range3,	1	230	470	
			V _{CORE} =1.2 V	2	415	780	μA
			VOS[1:0]=11	4	800	1200	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz,	Range2,	4	0.935	1.5	
		included $f_{HSE} = f_{HCLK}/2$ above	V _{CORE} =1.5 V	8	1.9	3	mA
	Supply current in Run mode code executed from RAM	16MHz (PLL ON) ⁽¹⁾	VOS[1:0]=10	16	3.75	5	
			Range1, V _{CORE} =1.8 V VOS[1:0]=01	8	2.25	3.5	
				16	4.45	5.55	
I _{DD} (Run from RAM)				32	9.05	10.9	
		HSI clock source (16 MHz)	Range2, V _{CORE} =1.5 V VOS[1:0]=10	16	3.75	4.8	
			Range1, V _{CORE} =1.8 V VOS[1:0]=01	32	8.95	11.7	
		MSI clock, 65 kHZ	Range3,	0.065	43.5	100	
		MSI clock, 524 kHZ	V _{CORE} =1.2 V	0.524	135	215	μA
		MSI clock, 4.2 MHZ	VOS[1:0]=11	4.2	835	1100	

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Table 19. Current consumption in Sleep mode

Symbol	Parameter	Condition	•	f _{HCLK}	Тур	Max (1)	Unit
			Range3,	1	58	220	
			Vcore=1.2 V	2	96	300	
			VOS[1:0]=11	4	170	380	
		f = fup to 16 MHz	Range2,	4	210	500	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz, included $f_{HSE} = f_{HCLK}/2$	Vcore=1.5 V	8	400	700	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	810	1100	
	Overally averaged in		Range1,	8	485	800	
	Supply current in Sleep mode, code		Vcore=1.8 V	16	955	1250	
	executed from RAM, Flash		VOS[1:0]=01	32	2100	2700	
	switched OFF	HSI glock course (16 MHz)	Range2, Vcore=1.5 V VOS[1:0]=10	16	835	1100	
		HSI clock source (16 MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	2100	2700	
		MSI clock, 65 kHZ	Range3,	0.065	18.5	72	μΑ
		MSI clock, 524 kHZ	Vcore=1.2 V	0.524	37	92	
		MSI clock, 4.2 MHZ	VOS[1:0]=11	4.2	180	273	
I _{DD} (SLEEP)		$f_{HSE} = f_{HCLK}$ up to 16 MHz, included $f_{HSE} = f_{HCLK}/2$	Range3, Vcore=1.2 V VOS[1:0]=11	1	75	250	
				2	115	300	
				4	200	380	
			Range2, Vcore=1.5 V VOS[1:0]=10	4	230	500	
				8	430	700]
		above 16MHz (PLL ON) ⁽²⁾		16	840	1120	
			Range1,	8	500	800	
	Supply current in		Vcore=1.8 V	16	980	1300	
	Sleep mode, Flash switched ON		VOS[1:0]=01	32	2100	2700	
	Switched Oil	HSI alaak aayraa (46 MHz)	Range2, Vcore=1.5 V VOS[1:0]=10	16	860	1160	
		HSI clock source (16 MHz)	Range1, Vcore=1.8 V VOS[1:0]=01	32	2150	2800	
		MSI clock, 65 kHZ	Range3,	0.065	33,5	90	
		MSI clock, 524 kHZ	Vcore=1.2 V	0.524	53	110	
		MSI clock, 4.2 MHZ	VOS[1:0]=11	4.2	200	290	

^{1.} Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

Table 20. Current consumption in Low-power run mode

Symbol	Parameter		Conditions				Unit
			MSI clock, 65 kHz f _{HCLK} = 32 kHz	T _A = -40 °C to 25 °C	11	14	
				T _A = 85 °C	26	32	
		All peripherals	HOLK 92 III I	T _A = 105 °C	53	72	
		OFF, code		T _A =-40 °C to 25 °C	18	21	
		executed from RAM,	MSI clock, 65 kHz f _{HCLK} = 65 kHz	T _A = 85 °C	33	40	
		Flash switched	HOLK 99 III I	T _A = 105 °C	60	78	
		OFF, V _{DD}		T _A = -40 °C to 25 °C	36	41	
		from 1.65 V to 3.6 V	MSI clock, 131 kHz	T _A = 55 °C	39	44	
I _{DD (LP}	Supply current in Low-power run mode	10 3.0 V	f _{HCLK} = 131 kHz	T _A = 85 °C	50	58	
				T _A = 105 °C	78	95	
Run)		All peripherals	MSI clock, 65 kHz f _{HCLK} = 32 kHz	T _A = -40 °C to 25 °C	36	40.5	
				T _A = 85 °C	53	60	μΑ
				T _A = 105 °C	81	100	
			MSI clock, 65 kHz f _{HCLK} = 65 kHz	T _A = -40 °C to 25 °C	44	49	
		OFF, code executed		T _A = 85 °C	61	67	
		from Flash, V _{DD} from		T _A = 105 °C	89	107	
		1.65 V to		T _A = -40 °C to 25 °C	64	71	
		3.6 V	MSI clock, 131 kHz	T _A = 55 °C	68	73	
			f _{HCLK} = 131 kHz	T _A = 85 °C	80	88	
				T _A = 105 °C	101	110	
I _{DD} max (LP Run)	Max allowed current in Low-power run mode	V _{DD} from 1.65 V to 3.6 V	-	-	-	200	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 21. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions		Тур	Max ⁽¹⁾	Unit
			MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash OFF	T _A = -40 °C to 25 °C	4.4	-	
			MSI clock, 65 kHz	T _A = -40 °C to 25 °C	18	21	
I _{DD} (LP Sleep)			f _{HCLK} = 32 kHz	T _A = 85 °C	24	27	
			Flash ON	T _A = 105 °C	35	43	
		All peripherals OFF, V _{DD} from	MSI clock, 65 kHz	T_A = -40 °C to 25 °C	18.6	21	
		1.65 V to 3.6 V	f _{HCLK} = 65 kHz,	T _A = 85 °C	24.5	28	
			Flash ON	T _A = 105 °C	35	42	
				T _A = -40 °C to 25 °C	22	25	
	Supply current in Low-power sleep mode		MSI clock, 131 kHz f _{HCLK} = 131 kHz, Flash ON	T _A = 55 °C	23.5	26	μΑ
				T _A = 85 °C	28.5	31	
				T _A = 105 °C	39	45	
		TIM9 and USART1	MSI clock, 65 kHz f _{HCLK} = 32 kHz	T_A = -40 °C to 25 °C	18	20.5	
				T _A = 85 °C	24	27	
				T _A = 105 °C	35	43	
			MSI clock, 65 kHz f _{HCLK} = 65 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18.6	21	
				T _A = 85 °C	24.5	28	1
		enabled, Flash ON, V _{DD} from		T _A = 105 °C	35	42	
		1.65 V to 3.6 V		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	22	25	
			MSI clock, 131 kHz	T _A = 55 °C	23.5	26	-
			f _{HCLK} = 131 kHz	T _A = 85 °C	28.5	31	
				T _A = 105 °C	39	45	
I _{DD} max (LP Sleep)	Max allowed current in Low-power sleep mode	V _{DD} from 1.65 V to 3.6 V	-	-	-	200	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 22. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	С	onditions		Тур	Max ⁽¹⁾	Unit
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$	1.1	-	
			LCD	$T_A = -40^{\circ}C$ to 25°C	1.35	4	
			OFF	T _A = 55°C	1.95	6	
				T _A = 85°C	4.35	10	
		RTC clocked by LSI or LSE external clock		T _A = 105°C	11.0	23	
		(32.768kHz),	LCD	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.65	6	
		regulator in LP mode, HSI and HSE OFF (no independent watchdog)	ON	T _A = 55°C	2.1	7	
			(static duty) ⁽²⁾	T _A = 85°C	4.7	12	
			duty)	T _A = 105°C	11.0	27	
				$T_A = -40$ °C to 25°C	2.5	10	
			LCD ON (1/8 duty) ⁽³⁾	T _A = 55°C	4.65	11	
				T _A = 85°C	7.25	16	
			T _A = 105°C	14.0	44		
	Supply current in		LCD OFF	$T_A = -40$ °C to 25°C	1.7	-	μΑ
I _{DD} (Stop with RTC)	Stop mode with RTC			T _A = 55°C	2.15	-	
with refer	enabled			T _A = 85°C	4.7	-	
				T _A = 105°C	11.5	-	
			LCD	$T_A = -40^{\circ}C$ to 25°C	1.8	-	
			ON	T _A = 55°C	2.35	-	
		RTC clocked by LSE	(static duty) ⁽²⁾	T _A = 85°C	4.85	-	
		external quartz (32.768kHz),	duty)	T _A = 105°C	11.5	-	
		regulator in LP mode,		$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	2.45	-	
		HSI and HSE OFF (no independent	LCD ON (1/8	T _A = 55°C	4.9	-	
		watchdog ⁽⁴⁾	duty) ⁽³⁾	T _A = 85°C	7.7	-	
				T _A = 105°C	14.5	-	
			LCD OFF	$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8\text{V}$	1.35	-	
				T _A = -40°C to 25°C V _{DD} = 3.0V	1.7	-	
				T _A = -40°C to 25°C V _{DD} = 3.6V	2.0	-	



Table 22. Typical and maximum current consumptions in Stop mode (continued)

Symbol	Parameter	Conditions	;	Тур	Max ⁽¹⁾	Unit
I _{DD} (Stop)		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	T _A = -40°C to 25°C	1.6	2.2	
	Supply current in Stop mode (RTC disabled)	Regulator in LP mode, LSI, HSI and HSE OFF (no independent watchdog)	$T_A = -40$ °C to 25°C	0.475	1	μA
			T _A = 55°C	0.915	3	'
			T _A = 85°C	3.35	9	
			T _A = 105°C	10.0	22 ⁽⁵⁾	
I _{DD}	Supply current during	MSI = 4.2 MHz		2	-	
(WU from	wakeup from Stop	MSI = 1.05 MHz	$T_A = -40$ °C to 25°C	1.45	-	mA
		MSI = 65 kHz ⁽⁶⁾		1.45	-	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. Guaranteed by test in production.
- 6. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.

Max⁽¹⁾ **Symbol Conditions** Unit **Parameter** Typ $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 0.82 $V_{DD} = 1.8 \text{ V}$ $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 1.15 1.9 RTC clocked by LSI (no $T_A = 55$ °C independent watchdog) 1.15 2.2 T_A= 85 °C 1.65 4 Supply current in $8.3^{(2)}$ I_{DD} $T_A = 105 \,^{\circ}C$ 2.75 (Standby Standby mode with RTC $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ enabled with RTC) 1.05 $V_{DD} = 1.8 \text{ V}$ RTC clocked by LSE $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 1.35 external quartz (no μΑ independent $T_A = 55 \,^{\circ}C$ 1.55 watchdog)(3) T_A= 85 °C 2.1 T_A = 105 °C 3.3 Independent watchdog $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 1 1.7 and LSI enabled $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 0.305 Supply current in 0.6 I_{DD} Standby mode (RTC T_A = 55 °C (Standby) 0.365 0.9 Independent watchdog disabled) and LSI OFF $T_A = 85 \, ^{\circ}C$ 0.66 2.75 7⁽²⁾ $T_{\Delta} = 105 \, ^{\circ}C$ 2 Supply current during I_{DD} (WU from T_A = -40 °C to 25 °C wakeup time from 1 mΑ Standby) Standby mode

Table 23. Typical and maximum current consumptions in Standby mode

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on



^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Table 24. Peripheral current consumption⁽¹⁾

		Typical o	Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit	
	TIM2	14.3	12.1	9.5	12.1		
	TIM3	13.8	11.7	9.2	11.7		
	TIM4	13.2	11.1	8.7	11.1		
	TIM5	17.7	14.9	11.8	14.9		
	TIM6	4.8	4.0	3.0	4.0		
	TIM7	4.7	3.9	3.0	3.9		
	LCD	5.0	4.1	3.3	4.1		
	WWDG	3.5	2.9	2.3	2.9		
	SPI2	8.9	7.4	5.8	7.4		
A DD4	SPI3	7.3	6.0	4.8	6.0	μΑ/MHz	
APB1	USART2	9.4	7.7	6.1	7.7	(f _{HCLK})	
	USART3	9.4	7.6	6.0	7.6		
	UART4	10.1	8.4	6.7	8.4		
	UART5	9.5	7.9	6.3	7.9		
	I2C1	8.9	7.4	5.8	7.4		
	I2C2	7.9	6.4	5.1	6.4		
	USB	21.2	18.0	14.3	18.0		
	PWR	4.0	3.2	2.5	3.2		
	DAC	6.3	5.5	4.4	5.5		
	COMP	4.9	3.9	3.2	3.9		

Table 24. Peripheral current consumption⁽¹⁾ (continued)

		Typical c				
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	SYSCFG & RI	3.5	2.9	2.4	2.9	
APB2	TIM9	9.0	7.4	5.8	7.4	
	TIM10	7.1	5.8	4.6	5.8	
	TIM11	6.5	5.3	4.3	5.3	
	ADC ⁽²⁾	11.0	9.1	7.2	9.1	
	SDIO	28.4	24.2	19.1	24.2	
	SPI1	5.1	4.2	3.3	4.2	
	USART1	9.4	7.8	6.1	7.8	
	GPIOA	7.3	6.1	4.8	6.1	
	GPIOB	7.5	6.1	4.8	6.1	
	GPIOC	8.2	6.8	5.3	6.8	μΑ/MHz (f _{HCLK})
	GPIOD	8.7	7.1	5.7	7.1	('HCLK)
	GPIOE	7.6	6.2	4.9	6.2	
	GPIOF	7.7	6.3	5.0	6.3	
AHB	GPIOG	8.4	7.0	5.4	7.0	
	GPIOH	1.8	1.3	1.1	1.3	
	CRC	0.8	0.6	0.4	0.6	
	FLASH	26.3	19.3	18.3	_(3)	
	DMA1	19.0	16.0	12.8	16.0	
	DMA2	17.0	14.5	11.5	14.5	
	FSMC	16.0	13.4	10.6	13.4	
All enabled		310	246	217	226.7	



		Typical o	Typical consumption, V_{DD} = 3.0 V, T_A = 25 °C				
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit	
I _{DD (RTC)}			0	.4			
I _{DD (LCD)}							
I _{DD (ADC)} ⁽⁴⁾							
I _{DD (DAC)} ⁽⁵⁾							
I _{DD (COMP1)}			μΑ				
	Slow mode						
IDD (COMP2)	Fast mode						
I _{DD (PVD / BOR)} ⁽⁶⁾							
I _{DD} (IWDG)							

Table 24. Peripheral current consumption⁽¹⁾ (continued)

- 2. HSI oscillator is OFF for this measure.
- 3. In Low-power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under the conditions summarized in Table 13.

Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.

Max⁽¹⁾ Unit **Symbol Parameter Conditions** Тур Wakeup from Sleep mode $f_{HCLK} = 32 \text{ MHz}$ 0.4 t_{WUSLEEP} f_{HCLK} = 262 kHz 46 Flash enabled Wakeup from Low-power sleep twusleep lp mode, $f_{HCLK} = 262 \text{ kHz}$ f_{HCLK} = 262 kHz 46 Flash switched OFF Wakeup from Stop mode, regulator in Run mode $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ 8.2 ULP bit = 1 and FWU bit = 1 $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ 7.7 8.9 Voltage range 1 and 2 μs $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ 8.2 13.1 Voltage range 3 **t**WUSTOP $f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$ 10.2 13.4 Wakeup from Stop mode, regulator in low-power mode $f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$ 16 20 ULP bit = 1 and FWU bit = 1 $f_{HCLK} = f_{MSI} = 524 \text{ kHz}$ 37 31 $f_{HCLK} = f_{MSI} = 262 \text{ kHz}$ 57 66 $f_{HCLK} = f_{MSI} = 131 \text{ kHz}$ 112 123 $f_{HCLK} = MSI = 65 \text{ kHz}$ 221 236 Wakeup from Standby mode $f_{HCLK} = MSI = 2.1 MHz$ 58 104 ULP bit = 1 and FWU bit = 1 t_{WUSTDBY} Wakeup from Standby mode $f_{HCLK} = MSI = 2.1 MHz$ 2.6 3.25 ms FWU bit = 0

Table 25. Low-power mode wakeup timings

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 26. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	CSS is on or PLL is used	1	8	32	MHz
		CSS is off, PLL not used	0	8	32	MHz




^{1.} Guaranteed by characterization, unless otherwise specified

Table 26. High-speed external user clock characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	٧
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time	-	12		-	ns
t _{r(HSE)}	OSC_IN rise or fall time		1	-	20	113
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF

^{1.} Guaranteed by design.

Figure 14. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under the conditions summarized in *Table 13*.

Table 27. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
$\begin{matrix} t_{w(LSEH)} \\ t_{w(LSEL)} \end{matrix}$	OSC32_IN high or low time		465	-	-	ns
t _{r(LSE)}	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF

^{1.} Guaranteed by design.

Figure 15. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 28*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1		24	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 Ω	-	20	-	pF
I _{HSE}	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load	-	-	3	mA
l===.	HSE oscillator power	C = 20 pF f _{OSC} = 16 MHz	-	ı	2.5 (startup) 0.7 (stabilized)	mA
I _{DD(HSE)}	consumption	C = 10 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.46 (stabilized)	ША
9 _m	Oscillator transconductance	Startup	3.5	-	-	mA /V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 28. HSE oscillator characteristics⁽¹⁾⁽²⁾

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by characterization results.
- The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 16. HSE oscillator circuit diagram

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	rabio 10: 101 documento: orial actorication (.LSE 01: 00 ki.i.)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{LSE}	Low speed external oscillator frequency	-	-	32.768	-	kHz			
R _F	Feedback resistor	-	-	1.2	-	ΜΩ			
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 kΩ	-	8	-	pF			
I _{LSE}	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	1.1	μA			
		V _{DD} = 1.8 V	-	450	-				
I _{DD (LSE)}	LSE oscillator current consumption	V _{DD} = 3.0 V	-	600	-	nA			
	,	V _{DD} = 3.6V	ı	750	ı				
9 _m	Oscillator transconductance	-	3	-	-	μA/V			
t _{SU(LSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	s			

Table 29. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

- Guaranteed by characterization results.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .

Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if the user chooses a resonator with a load capacitance of $C_L = 6$ pF and $C_{stray} = 2$ pF, then $C_{L1} = C_{L2} = 8$ pF.




Figure 17. Typical application with a 32.768 kHz crystal

6.3.7 Internal clock source characteristics

The parameters given in *Table 30* are derived from tests performed under the conditions summarized in *Table 13*.

High-speed internal (HSI) RC oscillator

Table 30. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI user-trimmed	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM` '` '	resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		V_{DDA} = 3.0 V, T_A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
	Accuracy of the factory-calibrated HSI oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
		V_{DDA} = 3.0 V, T_A = -10 to 70 °C	-2	-	2	%
ACC _{HSI} ⁽²⁾		V_{DDA} = 3.0 V, T_{A} = -10 to 85 °C	-2.5	-	2	%
	Tioi oscillatoi	$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 105 \text{ °C}$	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 105 °C	-4	-	3	%
t _{SU(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	100	140	μΑ

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

Low-speed internal (LSI) RC oscillator

Table 31. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift 0°C ≤T _A ≤ 105°C	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

^{1.} Guaranteed by test in production.



^{2.} Guaranteed by characterization results.

^{3.} Guaranteed by test in production.

 $^{2. \}quad \text{This is a deviation for an individual part, once the initial frequency has been measured.} \\$

^{3.} Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 32. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	I/LI=
		MSI range 2	262	-	kHz
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C	MSI range 3	524	-	
	TOD S.S. V. G.I.G. T.A. 25 C	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift 0 °C ≤T _A ≤105 °C	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V
	MSI oscillator power consumption	MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
$I_{\mathrm{DD}(\mathrm{MSI})}^{(2)}$		MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
tourses	MSI oscillator startup time	MSI range 4	6	-	μs
t _{SU(MSI)}	The communication startup time	MSI range 5	5	-	μο
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	

Table 32. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
	MSI oscillator stabilization time	MSI range 3	-	4	μs
t _{STAB(MSI)} (2)		MSI range 4	-	2.5	
		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
foregraph	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
f _{OVER(MSI)}		Any range to range 6	-	6	IVII IZ

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 33* are derived from tests performed under the conditions summarized in *Table 13*.

Value **Symbol Parameter** Unit Max⁽¹⁾ Min Тур PLL input clock⁽²⁾ 2 24 MHz f_{PLL_IN} PLL input clock duty cycle 45 55 % 2 PLL output clock 32 MHz f_{PLL_OUT} PLL lock time PLL input = 16 MHz 115 160 μs t_{LOCK} PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ±600 ps I_{DDA}(PLL) Current consumption on V_{DDA} 220 450

120

150

Table 33. PLL characteristics

Current consumption on V_{DD}

6.3.9 Memory characteristics

I_{DD}(PLL)

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified. RAM memory

Table 34. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

μΑ

^{1.} Guaranteed by characterization results.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$.

Flash memory and data EEPROM

Table 35. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit	
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧	
	Programming/ erasing	Erasing	-	3.28	3.94	ms	
t _{prog}	time for byte / word / double word / half-page	Programming	-	3.28	3.94		
	Average current during the whole programming / erase operation		-	600	900	μΑ	
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA	

^{1.} Guaranteed by design.

Table 36. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value			Unit
Symbol	raiailletei	Conditions	Min ⁽¹⁾	Тур	Max	Offic
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	ı	ı	keveles
INCYC.	Cycling (erase / write) EEPROM data memory	105 °C	300	-	-	kcycles
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +85 °C (EEPROM data memory) es at T _A = 85 °C (program memory) after	30	-	-	
t _{RET} ⁽²⁾	Data retention (EEPROM data memory) after 300 kcycles at T _A = 85 °C		30	-	-	voare
'RET`	Data retention (program memory) after 10 kcycles at T _A = 105 °C		10	-	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T _A = 105 °C	TREI = 1100 0	10	-	-	

^{1.} Guaranteed by characterization results.

^{2.} Characterization is done according to JEDEC JESD22-A117.


6.3.10 FSMC characteristics

Asynchronous waveforms and timings

Figure 18 through Figure 21 represent asynchronous waveforms and Table 37 through Table 40 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0 (AddressSetupTime = 1, for asynchronous multiplexed modes)
- AddressHoldTime = 1
- DataSetupTime = 1

Figure 18. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.




Table 37. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FSMC_NE low time	T _{HCLK} -2	T _{HCLK}	ns
t _{v(NOE_NE)}	FSMC_NEx low to FSMC_NOE low	0	2	ns
t _{w(NOE)}	FSMC_NOE low time	T _{HCLK}	T _{HCLK} - 1	ns
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	4	ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	T _{HCLK} + 1.5	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t _{h(BL_NOE)}	FSMC_BL hold time after FSMC_NOE high	2*T _{HCLK} - 0.5	-	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	T _{HCLK}	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOEx high setup time	T _{HCLK}	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns
t _{h(Data_NE)}	Data hold time after FSMC_NEx high	0	-	ns
t _{v(NADV_NE)}	FSMC_NEx low to FSMC_NADV low	-	2	ns
t _{w(NADV)}	FSMC_NADV low time	-	T _{HCLK}	ns

^{1.} $C_L = 30 pF$.

Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



^{1.} Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 38. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FSMC_NE low time	2*T _{HCLK} -3	2*T _{HCLK} +2	ns
t _{v(NWE_NE)}	FSMC_NEx low to FSMC_NWE low	0.5	1	ns
t _{w(NWE)}	FSMC_NWE low time	T _{HCLK} - 2	T _{HCLK} + 3	ns
t _{h(NE_NWE)}	FSMC_NWE high to FSMC_NE high hold time	T _{HCLK} - 2.5	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	0	ns
t _{h(A_NWE)}	Address hold time after FSMC_NWE high	T _{HCLK} - 2.5	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{h(BL_NWE)}	FSMC_BL hold time after FSMC_NWE high	T _{HCLK} - 4	-	ns
t _{v(Data_NE)}	FSMC_NEx low to Data valid	-	T _{HCLK}	ns
t _{h(Data_NWE)}	Data hold time after FSMC_NWE high	T _{HCLK} - 2.5	-	ns

^{1.} $C_L = 30 pF$.

Figure 20. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 39. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FSMC_NE low time	3*T _{HCLK} - 1.5	3*T _{HCLK} + 1	ns
t _{v(NOE_NE)}	FSMC_NEx low to FSMC_NOE low	2*T _{HCLK} - 1	2*T _{HCLK}	ns
t _{w(NOE)}	FSMC_NOE low time	T _{HCLK} - 0.5	T _{HCLK} + 0.5	ns
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	5	ns
t _{v(NADV_NE)}	FSMC_NEx low to FSMC_NADV low	1.5	2	ns
t _{w(NADV)}	FSMC_NADV low time	T _{HCLK} - 0.5	T _{HCLK}	ns
t _{h(AD_NADV)}	FSMC_AD(address) valid hold time after FSMC_NADV high	T _{HCLK} - 6	-	ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	2*T _{HCLK} - 1	-	ns
t _{h(BL_NOE)}	FSMC_BL time after FSMC_NOE high	1.5	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	T _{HCLK}	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOE high setup time	T _{HCLK}	-	ns
t _{h(Data_NE)}	Data hold time after FSMC_NEx high	0	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns

^{1.} $C_L = 30 pF$.

Figure 21. Asynchronous multiplexed PSRAM/NOR write waveforms




Table 40. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FSMC_NE low time	4*T _{HCLK} - 3	4*T _{HCLK} + 2	ns
t _{v(NWE_NE)}	FSMC_NEx low to FSMC_NWE low	T _{HCLK}	T _{HCLK} + 1	ns
t _{w(NWE)}	FSMC_NWE low time	2*T _{HCLK} - 2	2*T _{HCLK} + 4	ns
t _{h(NE_NWE)}	FSMC_NWE high to FSMC_NE high hold time	T _{HCLK} - 2.5	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	6	ns
$t_{v(NADV_NE)}$	FSMC_NEx low to FSMC_NADV low	1.5	2	ns
t _{w(NADV)}	FSMC_NADV low time	T _{HCLK} - 4	T _{HCLK} + 4	ns
t _{h(AD_NADV)}	FSMC_AD (address) valid hold time after FSMC_NADV high	T _{HCLK} - 5	-	ns
t _{h(A_NWE)}	Address hold time after FSMC_NWE high	T _{HCLK} - 2.5	-	ns
t _{h(BL_NWE)}	FSMC_BL hold time after FSMC_NWE high	T _{HCLK} - 3	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t _{v(Data_NADV)}	FSMC_NADV high to Data valid	-	T _{HCLK} + 6	ns
t _{h(Data_NWE)}	Data hold time after FSMC_NWE high	T _{HCLK} - 2.5	-	ns

^{1.} $C_L = 30 \text{ pF}.$



Synchronous waveforms and timings

Figure 22 through Figure 25 represent synchronous waveforms and Table 42 through Table 44 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC WriteBurst Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM




Figure 22. Synchronous multiplexed NOR/PSRAM read timings

Table 41. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FSMC_CLK period	2*T _{HCLK} - 0.5	-	ns
t _{d(CLKL-NExL)}	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t _{d(CLKL-NExH)}	FSMC_CLK low to FSMC_NEx high (x = 02)	T _{HCLK} + 1.5	-	ns
t _{d(CLKL-NADVL)}	FSMC_CLK low to FSMC_NADV low	-	3	ns
t _{d(CLKL-NADVH)}	FSMC_CLK low to FSMC_NADV high	3.5	-	ns
t _{d(CLKL-AV)}	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t _{d(CLKL-AIV)}	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	0	-	ns
t _{d(CLKL-NOEL)}	FSMC_CLK low to FSMC_NOE low	-	T _{HCLK} - 1	ns
t _{d(CLKL-NOEH)}	FSMC_CLK low to FSMC_NOE high	2.5	-	ns
t _{d(CLKL-ADV)}	FSMC_CLK low to FSMC_AD[15:0] valid	-	4	ns
t _{d(CLKL-ADIV)}	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t _{su(ADV-CLKH)}	FSMC_A/D[15:0] valid data before FSMC_CLK high	6	-	ns
t _{h(CLKH-ADV)}	FSMC_A/D[15:0] valid data after FSMC_CLK high	4	-	ns
t _{su(NWAITV-CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6	-	ns
t _{h(CLKH-NWAITV)}	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

^{1.} C_L = 30 pF.







Figure 23. Synchronous multiplexed PSRAM write timings

Table 42. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FSMC_CLK period	2*T _{HCLK}	-	ns
t _{d(CLKL-NExL)}	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t _{d(CLKL-NExH)}	FSMC_CLK low to FSMC_NEx high (x = 02)	0	-	ns
t _{d(CLKL-NADVL)}	FSMC_CLK low to FSMC_NADV low	-	0	ns
t _{d(CLKL-NADVH)}	FSMC_CLK low to FSMC_NADV high	0	-	ns
t _{d(CLKL-AV)}	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t _{d(CLKL-AIV)}	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	T _{HCLK} + 4	-	ns
t _{d(CLKL-NWEL)}	FSMC_CLK low to FSMC_NWE low	-	0	ns
t _{d(CLKL-NWEH)}	FSMC_CLK low to FSMC_NWE high	1	-	ns
t _{d(CLKL-ADIV)}	FSMC_CLK low to FSMC_AD[15:0] invalid	5	-	ns
t _{d(CLKL-DATA)}	FSMC_A/D[15:0] valid after FSMC_CLK low	-	6	ns
t _{su(NWAITV-CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6	-	ns
t _{h(CLKH-NWAITV)}	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns
t _{d(CLKL-NBLH)}	FSMC_CLK low to FSMC_NBL high	1	-	ns

^{1.} C_L = 30 pF.

98/155






Figure 24. Synchronous non-multiplexed NOR/PSRAM read timings

Table 43. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FSMC_CLK period	2*T _{HCLK} - 0.5	-	ns
t _{d(CLKL-NExL)}	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t _{d(CLKL-NExH)}	FSMC_CLK low to FSMC_NEx high (x = 02)	0	-	ns
t _{d(CLKL-NADVL)}	FSMC_CLK low to FSMC_NADV low	-	3	ns
t _{d(CLKL-NADVH)}	FSMC_CLK low to FSMC_NADV high	3.5	i	ns
t _{d(CLKL-AV)}	FSMC_CLK low to FSMC_Ax valid (x = 1625)	1	0	ns
t _{d(CLKL-AIV)}	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	0	-	ns
t _{d(CLKL-NOEL)}	FSMC_CLK low to FSMC_NOE low	-	T _{HCLK} + 1	ns
t _{d(CLKL-NOEH)}	FSMC_CLK low to FSMC_NOE high	2.5	i	ns
t _{su(DV-CLKH)}	FSMC_D[15:0] valid data before FSMC_CLK high	4	-	ns
t _{h(CLKH-DV)}	FSMC_D[15:0] valid data after FSMC_CLK high	4	-	ns

Table 43. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾ (continued)

Symbol	Parameter	Min	Max	Unit
t _{su(NWAITV-CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6	-	ns
t _{h(CLKH-NWAITV)}	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

^{1.} C_L = 30 pF.

Figure 25. Synchronous non-multiplexed PSRAM write timings




Table 44. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FSMC_CLK period	2*T _{HCLK} -3	-	ns
t _{d(CLKL-NExL)}	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t _{d(CLKL-NExH)}	FSMC_CLK low to FSMC_NEx high (x = 02)	1	-	ns
t _{d(CLKL-NADVL)}	FSMC_CLK low to FSMC_NADV low	-	5	ns
t _{d(CLKL-NADVH)}	FSMC_CLK low to FSMC_NADV high	7	ı	ns
t _{d(CLKL-AV)}	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t _{d(CLKL-AIV)}	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	T _{HCLK} + 4	1	ns
t _{d(CLKL-NWEL)}	FSMC_CLK low to FSMC_NWE low	-	2	ns

Table 44. Synchronous non-multiplexed PSRAM write timings⁽¹⁾ (continued)

				-
Symbol	Parameter	Min	Max	Unit
t _{d(CLKL-NWEH)}	FSMC_CLK low to FSMC_NWE high	5	-	ns
t _{d(CLKL-DATA)}	FSMC_D[15:0] valid data after FSMC_CLK low	-	7	ns
t _{d(CLKL-NBLH)}	FSMC_CLK low to FSMC_NBL high	3	-	ns
t _{su(NWAITV-CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6	-	ns
t _{h(CLKH-NWAITV)}	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

^{1.} C_L = 30 pF.



6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_A = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25$ °C, $f_{HCLK} = 32 \text{ MHz}$ conforms to IEC 61000-4-4	4A

Table 45. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol		Conditions		Max vs.					
	Parameter		Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit		
		$V_{DD} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	3	-6	-5			
S	Peak level		30 to 130 MHz	18	4	-7	$dB\mu V$		
S _{EMI}	reak level		130 MHz to 1GHz	15	5	-7			
			SAE EMI Level	2.5	2	1	-		

Table 46. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	s Conditions		Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to JESD22-C101	III	500	V

Table 47. ESD absolute maximum ratings



^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the Table 49.

Table 49. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all 5 V tolerant (FT) pins	-5 ⁽¹⁾	NA ⁽²⁾	
I _{INJ}	Injected current on BOOT0	-0	NA ⁽²⁾	mA
	Injected current on any other pin	-5 ⁽¹⁾	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

2. Injection is not possible.

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the conditions summarized in *Table 13*. All I/Os are CMOS and TTL compliant.

Table 50. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	-	-	-	0.3V _{DD}	
		Standard I/O		-	-	
V_{IH}	Input high level voltage	FT I/O	0.7 V _{DD}	-	-	V
		BOOT0 I/O		-	-	
V _{hys}	I/O Schmitt trigger voltage hysteresis ⁽²⁾	Standard I/O	-	10% V _{DD} ⁽³⁾	-	
		V _{SS} ≤V _{IN} ≤V _{DD} I/Os with LCD	-	-	±50	nA
	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches	-	-	±50	
I _{lkg}		V _{SS} ≤V _{IN} ≤V _{DD} I/Os with analog switches and LCD	-	-	±50	
		V _{SS} ≤V _{IN} ≤V _{DD} I/Os with USB	-	-	±250	
		V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os	-	-	±50	
		FT I/O V _{DD} ≤ V _{IN} ≤ 5V	-	-	±10	uA
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾⁽⁵⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by test in production



^{2.} Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

^{3.} With a minimum of 200 mV. Guaranteed by characterization results.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

^{5.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA with the non-standard V_{OI}/V_{OH} specifications given in *Table 51*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 11*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 11*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under the conditions summarized in *Table 13*. All I/Os are CMOS and TTL compliant.

Unit **Symbol Parameter** Conditions Min Max $V_{OL}^{(1)(2)}$ Output low level voltage for an I/O pin 0.4 $I_{IO} = 8 \text{ mA}$ $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ $V_{OH}^{(2)(3)}$ Output high level voltage for an I/O pin V_{DD}-0.4 $V_{OI}^{(3)(4)}$ Output low level voltage for an I/O pin 0.45 I_{IO} = 4 mA ٧ 1.65 V < V_{DD} < 3.6 V $V_{OH}^{(3)(4)}$ Output high level voltage for an I/O pin V_{DD}-0.45 $V_{OL}^{(1)(4)}$ Output low level voltage for an I/O pin 1.3 I_{IO} = 20 mA $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ $V_{OH}^{(3)(4)}$ Output high level voltage for an I/O pin V_{DD}-1.3

Table 51. Output voltage characteristics

4. Guaranteed by characterization results.



The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 11* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

^{2.} Guaranteed by test in production.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 11* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 52*, respectively.

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under the conditions summarized in *Table 13*.

Table 52. I/O AC characteristics⁽¹⁾

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	f	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f _{max(IO)} out	Maximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	400	NI IZ
00	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	625	ne
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	625	ns
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	MHz
01	f _{max(IO)out}	waximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	1	IVIITZ
01	$t_{f(IO)out}$ $t_{r(IO)out}$	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	125	- ns
			C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	250	
	F _{max(IO)out}	F _{max(IO)out} Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	10	- MHz
10		ax(IO)out Waximum frequency	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	2	
10	t _{f(IO)out}	Outrot vice and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	25	200
	t _{r(IO)out} Output rise	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	125	ns
	F	Maximum frequency ⁽³⁾	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	50	NALI-
11	F _{max(IO)out}	waximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	8	- MHz
11	t _{f(IO)out}	Output rise and fall time	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	5	
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	30	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design.

^{3.} The maximum frequency is defined in Figure 26.




Figure 26. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 53*)

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3 V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.7 V _{DD}	-	-	V
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	$I_{OL} = 2 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V	-	-	0.4	V
		I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	1	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	·	-	10%V _{DD} ⁽²⁾	ı	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽³⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 53. NRST pin characteristics

47/

^{1.} Guaranteed by design.

^{2.} With a minimum of 200 mV.

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 27. Recommended NRST pin protection

- The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as
 possible to the chip.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 53. Otherwise the reset will not be taken into account by the device.

6.3.16 TIM timer characteristics

The parameters given in the *Table 54* are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	$f_{\text{TIMxCLK}} = 32 \text{ MHz}$ 0 16		16	MHz
Res _{TIM}	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t _{TIMxCLK}
t _{COUNTER}	period when internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
+	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	waxiinum possible count	f _{TIMxCLK} = 32 MHz	-	134.2	S

Table 54. TIMx⁽¹⁾ characteristics

^{1.} TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

6.3.17 Communications interfaces

I²C interface characteristics

The device I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 55*. Refer also to *Section 6.3.14: I/O port characteristics* for more details on the input/output ction characteristics (SDA and SCL).

Standard mode Fast mode I²C⁽¹⁾⁽²⁾ I²C⁽¹⁾⁽²⁾ **Symbol Parameter** Unit Min Min Max Max SCL clock low time 4.7 1.3 $t_{w(SCLL)}$ μs SCL clock high time 4.0 0.6 tw(SCLH) SDA setup time 250 100 t_{su(SDA)} SDA data hold time $3450^{(3)}$ $900^{(3)}$ t_{h(SDA)} t_{r(SDA)} ns SDA and SCL rise time 1000 300 t_{r(SCL)} t_{f(SDA)} SDA and SCL fall time 300 300 t_{f(SCL)} Start condition hold time 4.0 t_{h(STA)} 0.6 _ Repeated Start condition иs 4.7 0.6 t_{su(STA)} setup time Stop condition setup time 4.0 0.6 t_{su(STO)} _ μS Stop to Start condition time 4.7 $t_{w(STO:STA)}$ 1.3 μS (bus free) Capacitive load for each bus 400 400 pF C_b Pulse width of spikes that are suppressed by the 0 50⁽⁴⁾ 0 50⁽⁴⁾ t_{SP} ns analog filter

Table 55. I²C characteristics

4. The minimum width of the spikes filtered by the analog filter is above t_{SP(max)}.

^{1.} Guaranteed by design.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to
achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 28. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistor.
- 2. R_P = external pull-up resistor.
- 3. V_{DD_I2C} is the I2C bus power supply.
- 4. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 56. SCL frequency (f_{PCLK1} = 32 MHz, $V_{DD} = V_{DD_I2C} = 3.3 \text{ V}$)⁽¹⁾⁽²⁾

f _{SCL} (kHz)	I2C_CCR value
ISCL (KIIZ)	$R_P = 4.7 \text{ k}\Omega$
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

- 1. R_P = External pull-up resistance, f_{SCL} = I^2C speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 13*.

Refer to Section 6.3.13: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 57. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
_	SPI clock frequency	Master mode	-	16	
f _{SCK} 1/t _{c(SCK)}		Slave mode	-	16	MHz
11 -C(SCK)		Slave transmitter	-	12 ⁽³⁾	
$t_{r(SCK)}^{(2)} \\ t_{f(SCK)}^{(2)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	4t _{HCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2t _{HCLK}	-	
t _{w(SCKH)} (2) t _{w(SCKL)} (2)	SCK high and low time	Master mode	t _{SCK} /2 -5	t _{SCK} /2 +3	
t _{su(MI)} ⁽²⁾	Data input actus time	Master mode	5	-	
t _{su(SI)} ⁽²⁾	Data input setup time	Slave mode	6	-	
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	5	-	ns
t _{h(SI)} ⁽²⁾	Data input noid time	Slave mode	5	-	
t _{a(SO)} ⁽⁴⁾	Data output access time	Slave mode	0	3t _{HCLK}	
t _{v(SO)} (2)	Data output valid time	Slave mode	-	33	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode	-	6.5	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode	17	-	
t _{h(MO)} ⁽²⁾	Data output noid time	Master mode	0.5	-	

^{1.} The characteristics above are given for voltage range 1.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

47/

^{2.} Guaranteed by characterization results.

^{3.} The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.






Figure 29. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 31. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

57

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 58. USB startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

^{1.} Guaranteed by design.

Table 59. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input levels								
V_{DD}	USB operating voltage	-	3.0	3.6	V			
V _{DI} ⁽²⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽²⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	٧			
V _{SE} ⁽²⁾	Single ended receiver threshold	-	1.3	2.0				
Output le	Output levels							
V _{OL} ⁽³⁾	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(4)}$	-	0.3	V			
V _{OH} ⁽³⁾	Static output level high	R_L of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	1 V			

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.
- 4. R_L is the load connected on the USB drivers.

Figure 32. USB timings: definition of data signal rise and fall time




Table 60. USB: full speed electrical characteristics

	Driver characteristics ⁽¹⁾								
Symbol	Parameter	Conditions	Min	Max	Unit				
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns				
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns				
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%				
V _{CRS}	Output signal crossover voltage		1.3	2.0	V				



- 1. Guaranteed by design.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).

I2S characteristics

Table 61. I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main Clock Output		256 x 8K	256xFs ⁽¹⁾	MHz
f	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz
f _{CK}	123 Clock frequency	Slave data: 32 bits	-	64xFs	IVITIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t _{r(CK)}	I2S clock rise time	Capacitive load CL=30pF		8	
t _{f(CK)}	I2S clock fall time	Capacitive load CL-30pr	-	8	
t _{v(WS)}	WS valid time	Master mode	4	24	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	15	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	8	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	9	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_SR)}	Data input noid time	Slave receiver	4	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	64	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	22	-	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	12	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	8	-	

^{1.} The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.






Figure 33. I²S slave timing diagram (Philips protocol)⁽¹⁾

- Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 34. I²S master timing diagram (Philips protocol)⁽¹⁾

- Guaranteed by characterization results.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

6.3.18 SDIO characteristics

Table 62. SDIO characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{PP}	Clock frequency in data transfer mode	CL ≤30 pF	0	24	MHz
t _{W(CKL)}	Clock low time, f _{PP} = 24 MHz	CL ≤30 pF	20 ⁽²⁾	-	
t _{W(CKH)}			18 ⁽²⁾	-	ne
t _r			-	5	ns
t _f	Clock fall time, f _{PP} = 24 MHz	CL ≤30 pF	-	5	
	CMD, D inputs (referenced to	CK) in SD defau	It mode		
	-		From 2.8 to 3.6 V	-	-
t _{ISU}	Input setup time, f _{PP} = 24 MHz	CL ≤30 pF	2	-	no
t _{IH}	Input hold time, f _{PP} = 24 MHz	CL ≤30 pF	1.6	-	ns
	CMD, D outputs (referenced to	CK) in SD defa	ult mode		
t _{OVD}	Output valid default time, f _{PP} = 24 MHz	CL ≤30 pF	0	14	ns
t _{OHD}	Output hold default time, f _{PP} = 24 MHz	CL ≤30 pF	0	-	113

- 1. Guaranteed by characterization results.
- 2. Values measured with a threshold level equal to $V_{DD}/2$.

Tigure 35. SDIO timings

tw(CKH)

tw(CKL)

CK

D, CMD(output)

D, CMD(input)

MS31068V1

577

6.3.19 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 64* are guaranteed by design.

Table 63. ADC clock frequency

Symbol	Parameter		Conditions			Max	Unit						
f _{ADC} ADC clock frequency			2.4 V ≤V _{DDA} ≤3.6 V	V _{REF+} = V _{DDA}		16							
		Voltage range 1 & 2		$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8							
	ADC clock range			V _{REF+} < V _{DDA} V _{REF+} ≤2.4 V	0.480	4	MHz						
				101/4/ 011/	101/2/ 241/	1977 217	18V <i>A</i> / Ø1V	1.8 V ≤V _{DDA} ≤2.4 V	18V <i>A</i> / <i></i> 21V	18 \	V _{REF+} = V _{DDA}		8
			1.6 V ≤V _{DDA} ≤2.4 V	$V_{REF+} < V_{DDA}$		4							
			Voltage range 3			4							

Table 64. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	-	1.8	-	3.6	
V _{REF+}	Positive reference voltage	-	1.8 ⁽¹⁾	-	V_{DDA}	V
V _{REF-}	Negative reference voltage	-	-	V _{SSA}	-	
I _{VDDA}	Current on the V _{DDA} input pin	-	-	1000	1450	
I _{VREF} (2)	Current on the V input nin	Peak	-	400	700	μA
VREF` ′	Current on the V _{REF} input pin	Average	-	400	450	
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 ⁽⁴⁾	-	V _{REF+}	V
	40 hit compliant vote	Direct channels	-	-	1	Mono
	12-bit sampling rate	Multiplexed channels	-	-	0.76	Msps
	10 hit compling rate	Direct channels	-	-	1.07	Mana
£	10-bit sampling rate	Multiplexed channels	-	-	0.8	Msps
f_S	O hit complies note	Direct channels	-	-	1.23	Mana
	8-bit sampling rate	Multiplexed channels	-	-	0.89	Msps
	6 hit compling rate	Direct channels	-	-	1.45	Mono
	6-bit sampling rate	Multiplexed channels	-	-	1	Msps

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V ≤V _{DDA} ≤3.6 V	0.25	-	-	
		Multiplexed channels 2.4 V ≤V _{DDA} ≤3.6 V	0.56	-	-	
t _S ⁽⁵⁾	Sampling time	Direct channels 1.8 V ≤V _{DDA} ≤2.4 V	0.56	-	-	μs
		Multiplexed channels 1.8 V ≤V _{DDA} ≤2.4 V	1	-	-	
		-	4	-	384	1/f _{ADC}
	Total conversion time	f _{ADC} = 16 MHz	1	-	24.75	μs
t _{CONV}	(including sampling time)	-		ampling ph		1/f _{ADC}
	Internal sample and hold capacitor	Direct channels	-	16	-	
C _{ADC}		Multiplexed channels	-	10	-	- pF
£	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f _{ADC}
f _{TRIG}	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f _{ADC}
£	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f _{ADC}
f _{TRIG}	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f _{ADC}
R _{AIN} ⁽⁶⁾	Signal source impedance		-	-	50	kΩ
+	Injection trigger conversion	f _{ADC} = 16 MHz	219	-	281	ns
t _{lat}	latency	-	3.5	-	4.5	1/f _{ADC}
f	Regular trigger conversion	f _{ADC} = 16 MHz	156	-	219	ns
t _{latr}	latency	-	2.5	-	3.5	1/f _{ADC}
t _{STAB}	Power-up time	-	-	-	3.5	μs

Table 64. ADC characteristics (continued)

- 2. The current consumption through VREF is composed of two parameters:
 - one constant (max 300 μA)
 - one variable (max 400 $\mu\text{A})\text{, only during sampling time + 2 first conversion pulses$

So, peak consumption is $300+400 = 700 \mu A$ and average consumption is $300 + [(4 \text{ sampling} + 2)/16] \times 400 = 450 \mu A$ at 1Msps

- 3. V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pin descriptions for further details.
- 4. V_{SSA} or V_{REF-} must be tied to ground.
- Minimum sampling time is reached for an external input impedance limited to a value as defined in Table 66: Maximum source impedance R_{AIN} max.
- External impedance has another high value limitation when using short sampling time as defined in Table 66: Maximum source impedance R_{AIN} max.

The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

Table 65. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Min ⁽³⁾	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error	2.4 V ≤V _{DDA} ≤ 3.6 V	-	1	2	
EG	Gain error	$2.4 \text{ V} \le \text{V}_{\text{REF+}} \le 3.6 \text{ V}$ $f_{\text{ADC}} = 8 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	247/57/ 5267/	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	1 2.4 V \leq V _{DDA} \leq 3.6 V 1 V _{DDA} $=$ V _{REF+} 1 f _{ADC} $=$ 16 MHz, R _{AIN} $=$ 50 Ω	57.5	62	-	
SNR	Signal-to-noise ratio	T _A = -40 to 105 ° C	57.5	62	-	dB
THD	Total harmonic distortion	F _{input} =10kHz	-	-70	-65	
ENOB	Effective number of bits	1.8 V \leq V _{DDA} \leq 2.4 V V _{DDA} = V _{REF+} f_{ADC} = 8 MHz or 4 MHz, R_{AIN} = 50 Ω	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio		57.5	62	-	
SNR	Signal-to-noise ratio	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	57.5	62	-	dB
THD	Total harmonic distortion	- F _{input} =10kHz	-	-70	-65	
ET	Total unadjusted error		-	4	6.5	
EO	Offset error	2.4 V ≤V _{DDA} ≤ 3.6 V	-	2	4	
EG	Gain error	1.8 V \leq V _{REF+} \leq 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω	-	4	6	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1.5	3	
ET	Total unadjusted error		-	2	3	
EO	Offset error	1.8 V ≤V _{DDA} ≤ 2.4 V	-	1	1.5	
EG	Gain error	1.8 V \leq V _{REF+} \leq 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω	-	1.5	2	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1	1.5	

^{1.} ADC DC accuracy values are measured after internal calibration.



ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as
this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to
add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC
accuracy.

^{3.} Guaranteed by characterization results.





Figure 36. ADC accuracy characteristics

Figure 37. Typical connection diagram using the ADC



- Refer to Table 66: Maximum source impedance R_{AIN} max for the value of R_{AIN} and Table 64: ADC characteristics for the value of C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.






Figure 38. Maximum dynamic current consumption on V_{REF+} supply pin during ADC conversion

Table 66. Maximum source impedance R_{AIN} max⁽¹⁾

Ts (µs)	Multiplexe	d channels	Direct c	hannels	Ts (cycles) f _{ADC} =16 MHz ⁽²⁾
	2.4 V < V _{DDA} < 3.6 V 1.8 V < V _{DDA} < 2.4 V 2.4 V < V _{DDA} < 3.6 V 1.8 V < V _{DDA} < 2.4 V		ADC		
0.25	Not allowed	Not allowed	0.7	Not allowed	4
0.5625	0.8	Not allowed	2.0	1.0	9
1	2.0	0.8	4.0	3.0	16
1.5	3.0	1.8	6.0	4.5	24
3	6.8	4.0	15.0	10.0	48
6	15.0	10.0	30.0	20.0	96
12	32.0	25.0	50.0	40.0	192
24	50.0	50.0	50.0	50.0	384

^{1.} Guaranteed by design.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 11*. The applicable procedure depends on whether V_{REF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

^{2.} Number of samples calculated for f_{ADC} = 16 MHz. For f_{ADC} = 8 and 4 MHz the number of sampling cycles can be reduced with respect to the minimum sampling time Ts (µs),

6.3.20 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

Table 67. DAC characteristics

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.8	-	3.6	
V _{REF+}	Reference supply voltage	V _{REF+} must V _{DDA}	always be below	1.8	-	3.6	٧
V _{REF-}	Lower reference voltage		-		V_{SSA}		
(1)	Current consumption on	No load, mid	Idle code (0x800)	-	130	220	
I _{DDVREF+} ⁽¹⁾	V _{REF+} supply V _{REF+} = 3.3 V	No load, worst code (0x000)		-	220	350	
. (1)	Current consumption on	No load, mid	ldle code (0x800)	-	210	320	μA
I _{DDA} ⁽¹⁾	V _{DDA} supply V _{DDA} = 3.3 V	No load, wor	rst code (0xF1C)	-	320	520	
R _L	Resistive load	DAC output buffer ON Connected to		5	-	-	kΩ
INL	Resistive load		Conected to V _{DDA}	25	-	-	K22
C _L ⁽²⁾	Capacitive load	DAC output	buffer ON	-	-	50	pF
R _O	Output impedance	DAC output	buffer OFF	12	16	20	kΩ
Voltage on DAC_OUT		DAC output	buffer ON	0.2	-	V _{DDA} - 0.2	V
V _{DAC_OUT}	output	DAC output	buffer OFF	0.5	-	V _{REF+} – 1LSB	mV
DNL ⁽¹⁾	Differential non	C _L ≤50 pF, F DAC output		-	1.5	3	
	linearity ⁽³⁾	No R_L , $C_L \le DAC$ output		-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽⁴⁾	C _L ≤50 pF, F DAC output		-	2	4	
INL	integral non linearity	No R _L , C _L \leq 50 pF DAC output buffer OFF		-	2	4	LSB
Offset ⁽¹⁾	Offset error at code	C _L ≤50 pF, F DAC output		-	±10	±25	
	0x800 ⁽⁵⁾	No R_L , $C_L \le DAC$ output		-	±5	±8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁶⁾	No R_L , $C_L \le DAC$ output		-	±1.5	±5	



Table 67. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dOffset/dT ⁽¹⁾	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 ° C DAC output buffer OFF	-20	-10	0	μV/°C
uonsevar	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50 ^{\circ}$ C DAC output buffer ON	0	20	50	μν/ Ο
Gain ⁽¹⁾	Gain error ⁽⁷⁾	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	%
Gain		No R _L , C _L \leq 50 pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	70
Gain error temperature		$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer OFF	-10	-2	0	μV/°C
dGain/dT ⁽¹⁾	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 ° C DAC output buffer ON	-40	-8	0	μνίο
TUE ⁽¹⁾	Total unadjusted error	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	12	30	LSB
TOE ()	Total unaujusteu erroi	No R _L , C _L \leq 50 pF DAC output buffer OFF	-	8	12	LOD
tsettling	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50$ pF, $R_L \ge 5$ k Ω	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps
t _{WAKEUP}	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

- 1. Data based on characterization results.
- 2. Connected between DAC_OUT and VSSA.
- 3. Difference between two consecutive codes 1 LSB.



- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value = $V_{REF+}/2$.
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- 7. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{DDA} 0.2) V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).




Figure 39. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.21 Operational amplifier characteristics

Table 68. Operational amplifier characteristics

Symbol	Parameter		Condition ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
CMIR	Common mode inpu	ut range	-	0	-	V_{DD}	
M	Input offset voltage	Maximum calibration range	-	-	-	±15	mV
VI _{OFFSET}	input onset voitage	After offset calibration	-	-	-	±1.5	IIIV
A)/I	Input offset voltage	Normal mode	-	-	-	±40	μV/°C
ΔVI_{OFFSET}	drift	Low-power mode	-	-	-	±80	
		Dedicated input		-	-	1	
I _{IB}	Input current bias	General purpose input	75 °C	-	-	10	nA
1	Drive current	Normal mode	-	-	-	500	
I _{LOAD}	Drive current	Low-power mode	-	-	-	100	μA
1	Consumption	Normal mode	No load,	-	100	220	
I _{DD}	Consumption	Low-power mode	quiescent mode	-	30	60	μA
CMRR	Common mode	Normal mode	-	-	-85	-	dB
CIVIRK	rejection ration	Low-power mode	-	-	-90	-	ub

Table 68. Operational amplifier characteristics (continued)

Symbol	Par	ameter	Condition ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
DODD	Power supply	Normal mode	DC	-	-85	-	٩D
PSRR	rejection ratio	Low-power mode	DC	-	-90	-	uв
		Normal mode	V - 20 4 V	400	1000	3000	
CDW	Donadii ii dabb	Low-power mode	V _{DD} >2.4 V	150	300	800	14117
GBW	Bandwidth	Normal mode	V <24V	200	500	2200	KHZ
		Low-power mode	V _{DD} <2.4 V	70	150	800	
		Normal mode	V _{DD} >2.4 V (between 0.1 V and V _{DD} -0.1 V)	-	700	-	
SR	Slew rate	Low-power mode	V _{DD} >2.4 V	-	100	-	V/ms
		Normal mode	V <2.4.V	-	300	-	
		Low-power mode	V _{DD} <2.4 V	-	50	-	dB kHZ V/ms dB kΩ pF mV dB ms
AO	Onen leen gein	Normal mode		55	100	-	dB
	Open loop gain	Low-power mode		65 110 - GB		uв	
_	Designative	Normal mode	V -0.4.V	4	-	-	ŀO
R_L	Resistive load	Low-power mode	V _{DD} <2.4 V	20	-	-	K75
C _L	Capacitive load	•	-	-	-	50	pF
VOH _{SAT}	High saturation	Normal mode		V _{DD} - 100	-	-	
<i>G.</i>	voltage	Low-power mode	I _{LOAD} = max or	V _{DD} -50	-	-	mV
VOL	Low saturation	Normal mode	R _L = min	-	-	100	
VOL _{SAT}	voltage	Low-power mode		-	-	50	
φm	Phase margin	•	-	-	60	-	٥
GM	Gain margin		-	-	-12	-	dB
t _{OFFTRIM}	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	1	-	ms
t	Wakeun timo	Normal mode	$C_L \le 50 \text{ pf},$ $R_L \ge 4 \text{ k}\Omega$	-	10	-	ne.
t _{WAKEUP}	Wakeup time	Low-power mode	$C_L \le 50 \text{ pf},$ $R_L \ge 20 \text{ k}\Omega$	-	30	-	μs

^{1.} Operating conditions are limited to junction temperature (0 °C to 105 °C) when V_{DD} is below 2 V. Otherwise to the full ambient temperature range (-40 °C to 85 °C, -40 °C to 105 °C).

^{2.} Guaranteed by characterization results.

6.3.22 Temperature sensor characteristics

Table 69. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00FA - 0x1FF8 00FB
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00FE - 0x1FF8 00FF

Table 70. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$T_{L}^{(1)}$	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₁₀	Voltage at 110°C ±5°C ⁽²⁾	612	626.8	641.5	mV
I _{DDA(TEMP)} (3)	Current consumption	-	3.4	6	μΑ
t _{START} (3)	Startup time	-	-	10	
T _{S_temp} ⁽³⁾	ADC sampling time when reading the temperature	4	-	-	μs

^{1.} Guaranteed by characterization results.

6.3.23 Comparator

Table 71. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	-	kΩ
R _{10K}	R _{10K} value	-	-	10	-	K22
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	٧
t _{START}	Comparator startup time	-	-	7	10	II.C
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \circ C$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

^{2.} Measured at V_{DD} = 3 V ±10 mV. V110 ADC conversion result is stored in the TS_CAL2 byte.

^{3.} Guaranteed by design.

- 1. Guaranteed by characterization results.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 72. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V
t	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
+	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5	ше
t _{d slow}	Propagation delay Vill slow mode	2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	μs
	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2	
t _{d fast}	Propagation delay. Fir last mode	2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	<u>±</u> 4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_A = 0 \text{ to } 50 \text{ °C} \\ &V\text{-} = &V_{REFINT}, \\ &3/4 \text{ V_{REFINT}}, \\ &1/2 \text{ V_{REFINT}}, \\ &1/4 \text{ V_{REFINT}}. \end{split}$	-	15	100	ppm /°C
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumptions /	Slow mode	-	0.5	2	μA

- 1. Guaranteed by characterization results.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.24 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 73. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V_{LCD}	LCD external voltage	-	-	3.6	
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-	
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-	
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-	
V _{LCD3}	LCD internal reference voltage 3	-	2.98	-	V
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-	
V _{LCD5}	LCD internal reference voltage 5	-	3.26	-	
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-	
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-	
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF
ı (1)	Supply current at V _{DD} = 2.2 V	-	3.3	-	
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 3.0 V	-	3.1	-	μA
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	МΩ
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ
V ₄₄	Segment/Common highest level voltage	-	-	V_{LCD}	V
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-	
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	-	
V ₁₂	Segment/Common 1/2 level voltage	-	1/2 V _{LCD}	-	.,
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-	V
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD}	-	<u> </u>
V ₀	Segment/Common lowest level voltage	0	-	-	†
ΔVxx ⁽³⁾	Segment/Common level voltage error T _A = -40 to 105 °C	-	-	±50	mV

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

^{2.} Guaranteed by design.

^{3.} Guaranteed by characterization results.

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package 7.1 information




Figure 40. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 74. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
Е	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

477




Figure 41. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint

1. Dimensions are in millimeters.

LQFP144 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 42. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package top view example

1. Parts marked as ES or E or accompanied by an Engineering sample notification letter are not yet qualified

and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package 7.2 information




Figure 43. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 75. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data


Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378

Table 75. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 44. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint




1. Dimensions are in millimeters.

LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 45. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.3 LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package information

1. Drawing is not to scale.

Table 76. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Comphal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-




5W_ME_V3

Table 76. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 47. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package recommended footprint




1. Dimensions are in millimeters.

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.


Figure 48. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.4 UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package information

Figure 49. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 77. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package mechanical data


h						
Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

Table 77. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package recommended footprint




UFBGA132 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 51. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.5 WLCSP64, 0.4 mm pitch wafer level chip scale package information

// bbb Z G 0000000 0000000 0000000 Detail A <u>0000000</u> e2 00000000 ⊾e 00000000 +0000000 G **—** e Side view Bump side D Bump. □ eee Z A1 Orientation Z ØcccM Z X reference Øddd(M) Z Seating plane (4x) Detail A (rotated 90 °) Wafer back side A0JV_ME_V2

Figure 52. WLCSP64, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

Table 78. WLCSP64, 0.4 mm pitch wafer level chip scale package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol M	Min	Тур	Max	Min	Тур	Max
Α	0.540	0.570	0.600	0.0205	0.0224	0.0236
A1	-	0.190	-	-	0.0075	-
A2	-	0.380	-	-	0.0150	-

Table 78. WLCSP64, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

			(0011011000			
Symbol	Symbol		millimeters		inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
b ⁽²⁾	0.240	0.270	0.300	0.0094	0.0106	0.0118
D	4.504	4.539	4.574	0.1773	0.1787	0.1801
E	4.876	4.911	4.946	0.1920	0.1933	0.1947
е	-	0.400	-	-	0.0157	-
e1	-	2.800	-	-	0.1102	-
F	-	0.870	-	-	0.0343	-
G	-	1.056	-	-	0.0416	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 53. WLCSP64, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 79. WLCSP64, 0.4 mm pitch package recommended PCB design rules

Dimension	Recommended values
Pitch	0.4
Dpad	260 μm max. (circular)
ррац	220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed.




WLCSP64 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 54. WLCSP64, 0.4 mm pitch wafer level chip scale package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.6 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP144 - 20 x 20 mm / 0.5 mm pitch	40	
	Thermal resistance junction-ambient UFBGA132 - 7 x 7 mm	60	
Θ_{JA}	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	43	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient WLCSP64 - 0.400 mm pitch	46	

Table 80. Thermal characteristics






Figure 55. Thermal resistance suffix 6






7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Ordering information

Table 81. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.

577

No character = tray or tube

9 Revision History

Table 82. Document revision history

Date	Revision	Changes
03-Oct-2011	1	Initial release.
03-Feb-2012	2	Status of the document changed (datasheet instead of preliminary data). Updated low power features on page 1. Removed references to devices with 256 KB of Flash memory. GPIOF replaced with GIOPH. Added SDIO in Table 4: Ultra-low-power STM32L15xxD device features and peripheral counts on page 12 and in Table 19: ction input/output on page 86 (FSMC/SDIO instead of FSMC). Table 4: Ultra-low-power STM32L15xxD device features and peripheral counts: replaced STM32L15xWD with STM32L15xQx. Figure 1: Ultra-low-power STM32L162xC block diagram: updated legend. Modified Section 3.4: Clock management on page 20. Table 4: STM32L15xQD STM32L162QD UFBGA132 ballout: replaced STM32L15xWC/D with STM32L15xQD. Figure 3, Figure 3, Figure 4: updated titles. Table 14: STM32L15xXD pin definitions: updated title, updated pins PF0, PF1, PH2, PF12, PF13, PF14, PF15, PG0, PG1, PG12, PG15, PD0, and PD1. Table 19: ction input/output: Modified ction for PA13 and PA14; removed EVENT OUT for PH2. Figure 5: Memory map: removed the text "APB memory space". Modified Figure 8: Power supply scheme on page 46. Modified Figure 8: Power supply scheme on page 46. Modified Table 2: Functionalities depending on the operating power supply range on page 15. Table 18: Current consumption in Run mode, code with data processing running from RAM: added footnote 3. Table 19: Current consumption in Sleep mode: updated condition for f _{HSE} ; added footnote 3. Table 23: Typical and maximum current consumptions in Standby mode: modified max values. Table 64: USB DC electrical characteristics: removed two footnotes. Modified Table 38: Flash memory and data EEPROM characteristics on page 83. Table 73: Thermal characteristics: updated "TBDs" with values. Modified tables in Section 6.3.4: Supply current characteristics on page 54.

Table 82. Document revision history (continued)

Date	Revision	Changes
		Added WLCSP64 package. Section 3: Functional overview: changed '128 kHz' to '131 kHz' in section "Low power run mode".
18-Apr-2012	3	Section 3.17.1: General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11): changed 'six' to 'seven' synchronizable general-purpose timers. Table 14: STM32L15xxD pin definitions on page 52: updated name of
10-Αρι-2012		reference manual in footnote 5.
		I2C updated: footnote 3. from Table 58 Note about I2C clock updated: footnote 2. from Table 58 modified. Note [non-robust] updated: footnote 2. from Table 68 modified. GPIOs high current capability updated: Section 3.6: GPIOs (general-purpose inputs/outputs) 'except for analog inputs' was removed.
		Changed maximum number of touch sensing channels to 34, and updated <i>Table 4: Ultra-low-power STM32L15xxD device features and peripheral counts.</i>
		Updated Section 3.10: ADC (analog-to-digital converter) to add Section 3.10.1: Temperature sensor and Section 3.10.2: Internal voltage reference (VREFINT).
		Removed caution note below Figure 8: Power supply scheme.
		Added note below <i>Table 4: STM32L15xQD STM32L162QD UFBGA132 ballout</i> .
		Modified <i>Table 8: STM32L15xRDSTM32L162RD WLCSP64 ballout</i> to match top view.
15-Jun-2012	4	Changed FSMC_LBAR into FSMC_NADV, and I2C1_SMBAI into I2C1_SMBA in <i>Table 14: STM32L15xxD pin definitions</i> .
		Modified PB10/11/12 for AFIO4 ction, and replaced LBAR by NADV for AFIO12 in <i>Table 19: ction input/output</i> .
		Updated Table 22: Typical and maximum current consumptions in Stop mode and added Note 6. Updated Table 23: Typical and maximum current consumptions in Standby mode. Updated twustop in Table : . Updated Table 27: Peripheral current consumption.
		Updated <i>Table 60: SPI characteristics</i> , added <i>Note 1</i> and <i>Note 3</i> , and applied <i>Note 2</i> to $t_{r(SCK)}$, $t_{f(SCK)}$, $t_{w(SCKH)}$, $t_{w(SCKL)}$, $t_{su(MI)}$, $t_{su(SI)}$, $t_{h(MI)}$, and $t_{h(SI)}$.
		Updated I _{DD} maximum value in <i>Table 38: Flash memory and data EEPROM characteristics</i> .




Table 82. Document revision history (continued)

Date	Revision	Changes
25-Oct-2012	5	Updated Features Updated Figure 1: Ultra-low-power STM32L162xC block diagram Added Table 4: Functionalities depending on the working mode (from Run/active down to standby), and Table 3: ange depending on dynamic voltage scaling Updated Figure 3: STM32L162VC LQFP100 pinout Updated Table 14: STM32L15xxD pin definitions Added Note 2 in Table 15: Embedded reset and power control block characteristics Replaced TBD values in Table 30: Low-speed external user clock characteristics, Table 38: Flash memory and data EEPROM characteristics and Table 55: I/O AC characteristics Added Table 61: I2S characteristics, Figure 29: I2S slave timing diagram (Philips protocol)(1) and Figure 30: I2S master timing diagram (Philips protocol)(1) Added Table 62: SDIO characteristics Added Figure 31: SDIO timings Updated Section 6.3.9: FSMC characteristics Updated Table 72: Temperature sensor characteristics Added Figure 40: Thermal resistance
01-Feb-2013	6	Removed AHB1/AHB2 and corrected typo on APB1/APB2 in Figure 1: Ultra-low-power STM32L162xC block diagram Updated "OP amp" line in Table 4: Functionalities depending on the working mode (from Run/active down to standby) Added IWDG and WWDG rows in Table 4: Functionalities depending on the working mode (from Run/active down to standby) Added OneNAND support in Section 3.8: FSMC (flexible static memory controller) The comment "HSE = 16 MHz(2) (PLL ON for fHCLK above 16 MHz)" replaced by "fHSE = fHCLK up to 16 MHz included, fHSE = fHCLK/2 above 16 MHz (PLL ON)(2)" in table Table 19: Current consumption in Sleep mode Updated Stop mode current to 1.5 µA in Ultra low power platform Replaced BGA132 by UFBGA132 in Table 4: Ultra-low-power STM32L15xxD device features and peripheral counts Replaced BGA132 by UFBGA132 in Figure 4: STM32L15xQD STM32L162QD UFBGA132 ballout Updated entire Section 7: Package characteristics



Table 82. Document revision history (continued)

Date	Revision	Changes
		Updated current consumption in Section : Features.
		Updated Section 2.2: Ultra-low-power device continuum.
	7	Updated Table 3: Functionalities depending on the operating power supply range
		Added V_{DD} = 1.71 to 1.8 V operating power supply range in <i>Table 5:</i> Functionalities depending on the working mode (from Run/active down to standby).
		Updated Section 3.10: LCD (liquid crystal display) to remove V _{LCD} rail decoupling.
		Updated Section 3.16: Touch sensing.
		Updated Figure 9: Pin loading conditions.
		Updated Figure 10: Pin input voltage.
		Updated Figure 11: Power supply scheme.
		Updated Table 10: Voltage characteristics (added row).
		Updated Table 11: Current characteristics.
07-Apr-2014		Updated <i>Table 13: General operating conditions</i> . Removed figures "Power supply and reference decoupling (V_{REF+} not connected to V_{DDA}) and "Power supply and reference decoupling (V_{REF+} connected to V_{DDA}).
		Updated <i>Table 15: Embedded internal reference voltage calibration</i> values and moved inside <i>Section 6.3.3: Embedded internal reference voltage</i> .
0.7.p. 20		Updated Section 6.3.4: Supply current characteristics.
		Updated Table 17: Current consumption in Run mode, code with data processing running from Flash, Table 18: Current consumption in Run mode, code with data processing running from RAM, Table 19: Current consumption in Sleep mode, Table 20: Current consumption in Low-power run mode, Table 21: Current consumption in Low-power sleep mode, Table 22: Typical and maximum current consumptions in Stop mode, and Table 23: Typical and maximum current consumptions in Standby mode.
		Added Section 6.3.5: Wakeup time from low-power mode.
		Updated Section 6.3.6: External clock source characteristics.
		Moved Figure 14: High-speed external clock source AC timing diagram after Table 26: High-speed external user clock characteristics.
		Updated Figure 17: Typical application with a 32.768 kHz crystal.
		Updated Table 28: HSE oscillator characteristics.
		Updated Section 6.3.12: Electrical sensitivity characteristics (title). Updated Section 6.3.13: I/O current injection characteristics. Updated Table 49: I/O current injection susceptibility and added footnote. Updated conditions in Table 51: Output voltage characteristics.
		Updated Section 6.3.15: NRST pin characteristics. Updated Figure 27: Recommended NRST pin protection. Updated Table 53: NRST pin characteristics.





Table 82. Document revision history (continued)

Date	Revision	Changes
07-Apr-2014	7 (continued)	Updated Figure 28: I ² C bus AC waveforms and measurement circuit. Updated "SDA data hold time" and "SDA and SCL rise time" values and added "Pulse width of spikes that are suppressed by the analog filter" row in Table 55: I ² C characteristics. Updated Table 64: ADC characteristics and Table 65: ADC accuracy. Updated Table 67: DAC characteristics. Updated Table 69: Temperature sensor calibration values and moved inside Section 6.3.22: Temperature sensor characteristics. Removed note 4 in Table 70: Temperature sensor characteristics. Updated Table 76: LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data and Table 77: UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package mechanical data. Updated Section 8: Ordering information (title). Added Table 50: UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package recommended footprint
23-Oct-2014	8	Updated Section 3.18: Communication interfaces putting I2S characteristics inside. Updated DMIPS features in cover page and Section 2: Description. Updated max temperature at 105°C instead of 85°C in the whole datasheet. Updated currents consumption in Table 19: Current consumption in Sleep mode. Updated Table 24: Peripheral current consumption with new measured current values. Updated Table 66: Maximum source impedance R _{AIN} max adding note 2.
04-Feb-2015	9	Updated Section 7: Package information with new package device marking. Updated Figure 8: Memory map.
02-Apr-2015	10	Updated Section 7: Package information with new package paragraph structure (paragraph title and heading level) and adding note for device orientation versus pin 1/ ball A1 identifier. Updated Figure 42: LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package top view example and Figure 45: LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example removing gate mark. Added Figure 53: WLCSP64, 0.4 mm pitch wafer level chip scale package recommended footprint and Table 79: WLCSP64, 0.4 mm pitch package recommended PCB design rules. Updated Table 8: STM32L151xD and STM32L152xD pin definitions ADC inputs. Updated Table 16: Embedded internal reference voltage temperature coefficient at 100ppm/°C. and table footnote 3: "guaranteed by design" changed by "guaranteed by characterization results". Updated Table 72: Comparator 2 characteristics new maximum threshold voltage temperature coefficient at 100ppm/°C.



Table 82. Document revision history (continued)

Date	Revision	Changes
10-Feb-2016	11	Updated cover page putting eight SPIs in the peripheral communication interface list. Updated Table 2: Ultra-low-power STM32L151xD and STM32L152xD device features and peripheral counts SPI and I2S lines. Updated Table 47: ESD absolute maximum ratings CDM class II by class III. Updated all the notes, removing 'not tested in production'. Updated Table 10: Voltage characteristics adding note about V _{REF} pin. Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby) LSI and LSE functionalities putting "Y" in
19-Oct-2017	12	Updated Section 7: Package information adding information about other optional marking or inset/upset marks. Updated note 1 below all the package device marking figures. Updated Section 7: Package information replacing "Marking of engineering samples" by "device marking". Updated Nested vectored interrupt controller (NVIC) in Section 3.2: Arm® Cortex®-M3 core with MPU about process state automatically saved. Updated Table 3: Functionalities depending on the operating power supply range removing I/O operation column and adding note about GPIO speed. Updated Table 49: I/O current injection susceptibility note by 'injection is not possible'. Updated Figure 27: Recommended NRST pin protection note about the 0.1uF capacitor. Updated Table 67: DAC characteristics resistive load. Updated Section 3.1: Low-power modes Low-power run mode (MSI) RC oscillator clock.
		Updated <i>Table 5: Functionalities depending on the working mode</i> (from Run/active down to standby) disabling I2C functionality in Lowpower Run and Low-power Sleep modes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

