# Complete system testbech

Espen Klein Nilsen and Vegard Midtbøen

March 29, 2016

#### 1 Report contents

This report contains a brief explanation of the different part in our project.

#### 2 Structure

The overall structure of the system is seen in Figure 1.




Figure 1: Block diagram

#### 3 Schematic

We have not completed our resarch in circuits to use in this project. We have created schematics for some simple circuits but we expect that some (or all) of the circuits is going to change.

## Schematic: $SAR_system$

The SAR\_system is the complete schematic for the whole system. It consists of a sample and hold block, a comarator block, the SAR logic and the

digital-to-analog converter block. Figure 2 shows the schematic that has been created.




Figure 2: SAR system

### Schematic: sample hold

The sample and hold (S/H) is based on a circuit provided by R. Jacob Baker in the book CMOS Mixed-Signal Circut Design [CMOS-baker]. The implementation is a single-ended S/H implementation. When  $\phi_1$  and  $\phi_2$  is high,  $\phi_3$  is low, and the bottom plate of the hold capacitor is charged by the input signal, while the top plate is held to ground by the feedback around the op amp. When the  $\phi_2$  is turned off, its charge will be injected into the low impedance input, VIN, since the impedance looking into the left of the  $\phi_2$  switch is large.

This implementation has not yet beed tested, and may therefor be changed during the project.

### Schematic: comparator

The design of the comparator is based on a design in the book Analog Integrated Circuit Design by Carusone, Johns and Martin [Analog-integrated].




Figure 3: Single-ended S/H opartion [CMOS-baker]




Figure 4: Sample and hold

# Schematic: $SAR_logic$

We have not completed the schematics for the SAR logic.

### Schematic: dac

This DAC circuit is based on the R-2R ladder from the book Analog Integrated Circuit Design by Carusone, Johns and Martin [Analog-integrated].

# Schematic: op\_amp

The op-amp circuit is based on a design from CMOSedu.com (R. Jacob Baker).




Figure 5: Comparator




Figure 6: DAC

### 4 Test bench

In this section a short overview of the different test-beches for our components is presented.




Figure 7: Test bench for SAR-ADC circuit

#### Schematic: SIM system

This is a complete system test bench. Here all the different components come together to form the full SAR-ADC architechture. Testing on a system level is nessesary to enshure that the circuit performes according to the interface the circuit provides to the outside world. This test senario is quite hard to set up since many signals have to be timed to each other. The verification of the circuit is also challanging since many signals has to be considerd. In order to manage this test we need to generate a test procedure with the spesified stimuli and check the results to a expected pattern.

# Schematic: SIM\_sample\_hold

To test the sample and hold we need to generate 3 clocks (see timing diagram in figure 3). The output is ideely expected to match the input value and hold it in the phi\_3 phase.

## Schematic: SIM\_comparator

In the test bench for the comparator we need 3 clocks for the timing. When sweeping the input (let's say v-) we expect that at some point (, dependent on v+,) that the comparator will change state.




Figure 8: Test bench for sample and hold circuit




Figure 9: Test bench for comparator circuit

### Schematic: SIM SAR logic

Some of the circuit in the SAR-logic is given but some extra circuitry is needed. In this test bench we want to test that the acquisition state is started when the SoC signal is pulsed. And that we recive a EoC after N-bits clock pulses. We also need to test the reset functionality. The main function of generating the digital output is easy to test since the input signal decideds the value of the current bit.




Figure 10: Test bench for SAR-logic circuit

Schematic:  $SIM_dac$ 




Figure 11: Test bench for DAC circuit

The testbench for the DAC consists of N-bits pulse generators so that we can apply a binary pattern. VOUT should be proportional to the binary value.




Figure 12: Test bench for op-amp circuit

### Schematic: SIM op amp

In our test bench for the opamp we have an open circuit amplifier that expect is going to saturate to either (almost) GND or VDD, if our gain is high enugh. This simulation is a test to check for response and not performence. This simple test gives litle information about the performence of the opamp. To get a better test of the performence of the circuit we need more tests where we test other configurations of the opamp.