INF4420 - Project description

Espen Klein Nilsen and Vegard Midtbøen

February 19, 2016

Introduction

In this project we are going to design a Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). The project is a part of the cource INF-4420 at the University of Oslo, department of Informatics. The purpose of data converting is to interface the analog to the digital diomain, which is essential in almost every circuit.

The SAR-ADC is buildt up by several modules, including sample-and-hold (S/H), comparator and dataconversion. It is out task to design each of this modules, except the digital logic (we are using ideal logic circuits) for the system. The project covers all aspects of designing and implementing the SAR-ADC system, going from schematics to a circuit implemented in CMOS technology. There are given some minimum reqirements that we must meet. The different modules of the system is to be simulated in Cadence (schematics) and later simulated in layout. The parasitics is also going to be included in the simulation in Cadence.

Since we are creating layout we must also make the circuit comply with the schematics by running Layout-Vs-Schematics (LVS), Design-rule-check (DRC) and antenna tests. There are several other considerations in order to make a good layout. The task is therefore to identify theese chalanages and find solutions to mitigate the situation. There are also several noise sources in the system whitch must be handled.

The system consists of sevral parts, mainly:

- Sample & hold
- Comparator
- Digital to Analog Converter
- Digital SAR logic

The task is given in such a way that we are free to choose the implementation of the different modules as long as it meet the reqirements. We must therefore research circuits that can perform these tasks and meet the specifications.

Project plan

The assignment is divided into subtasks where the different parts of the design is to be designed.

The order is:

- Design testbench
- DAC design
- Implementation of S&H, Comparator and SAR logic
- Implementation of DAC into SAR-ADC

The final deadline is: 09.05.2016, 5pm.

Execution

Task1: Design testbench

The purpose of this task is to create a simulation environment for testing our solution. This setup should encourage testdriven development so we can spot implementation flaws early. In this testbench we want to identify correctnes and performance (and limitations and stability).

To create a suitable test environment we are going to create multiple (*simple*) test benches to test the different modules. We are also going to create a high-level testbench to simulate the complete system.

Task2: DAC design

Task3: S&H, Comparator, SAR logic

Task4: Implementation of DAC into SAR-ADC