

# Complete system testbech

Espen Klein Nilsen and  
Vegard Midtbøen

March 29, 2016

## 1 Report contents

This report contains a brief explanation of the different part in our project.

## 2 Structure

The overall structure of the system is seen in Figure 1.




Figure 1: Block diagram

## 3 Schematic

### Schematic: SAR\_system

The SAR\_system is the complete schematic for the whole system. It consists of a sample and hold block, a comarator block, the SAR logic and the digital-to-analog converter block. Figure 2 shows the schematic that has been created.




Figure 2: SAR\_system

## Schematic: sample\_hold

The sample and hold (S/H) is based on a circuit provided by R. Jacob Baker in the book CMOS Mixed-Signal Circuit Design [CMOS-baker]. The implementation is a single-ended S/H implementation. When  $\phi_1$  and  $\phi_2$  is high,  $\phi_3$  is low, and the bottom plate of the hold capacitor is charged by the input signal, while the top plate is held to ground by the feedback around the op amp. When the  $\phi_2$  is turned off, its charge will be injected into the low impedance input, VIN, since the impedance looking into the left of the  $\phi_2$  switch is large.

This implementation has not yet been tested, and may therefore be changed during the project.




Figure 3: Single-ended S/H operation [CMOS-baker]




Figure 4: Sample and hold

## Schematic: comparator




Figure 5: Comparator




Figure 6: DAC

Schematic: SAR\_logic

Schematic: dac

Schematic: op\_amp




Figure 7: Single-ended S/H operation [CMOS-baker]

## 4 Test bench

Schematic: SIM\_system




Figure 8: Single-ended S/H opartion [CMOS-baker]

Schematic: SIM\_sample\_hold




Figure 9: Single-ended S/H opartion [CMOS-baker]




Figure 10: Single-ended S/H operation [CMOS-baker]




Figure 11: Single-ended S/H operation [CMOS-baker]

Schematic: SIM\_comparator

Schematic: SIM\_SAR\_logic

Schematic: SIM\_dac

Schematic: SIM\_op\_amp




Figure 12: Single-ended S/H operation [CMOS-baker]




Figure 13: Single-ended S/H operation [CMOS-baker]