

VMMing a SystemVerilog Testbench by Example

Ben Cohen Srinivasan Venkataramanan Ajeetha Kumari

http://www.abv-sva.org/ ben@abv-sva.org

Objectives (This presentation)



Goals

- Experiences in creating a VMM compliant testbench
- Demonstrate key applications of VMM features

Roadmap

- DUT is FIFO (in SV with SVA)
- SystemVerilog Testbench with VMM for
 - Generation of random transactions
 With transactor, through channel
 - Consumption of transactions from channels
 With transactor
 - Creation of monitor transactions
 Through channel, for consumption by scoreboard

Not Addressed here

- Factories
- Callbacks

Language Supported by a Methodology



- **♦ RVM** is proven methodology based on Vera (RVM is Synopsys Reference Verification Methodology based on Vera)
 - Framework for testbench software
 - Transaction-based & coverage-based
 - Supported by reusable library
- VMM is adaptation of RVM for SystemVerilog
 - Transaction-based & coverage-based
 - Supported by reusable library
 - Documented in books
 - ◆ Verification Methodology Manual for SystemVerilog, 2005 Springer
 - ◆ SystemVerilog For Verification, A Guide to Learning the Testbench Language Features, Chris Spear, 2006 Springer

Goals of VMM




Verification productivity

- Framework supports a consistent testbench flow
 - Structural aspect
 - transaction / channel / transactor / environment
 - Monitor / scoreboard
 - Testbench construction
 - Automation in construction (macros)
 - Run flow
 - Execution sequence
 - Scenarios
 - Random and directed tests


Layered Verification Environment Architecture. VMM Figure 4.2






VMM Adoption






VMMing the FIFO testbench





Transaction-based verification Conceptual View






Testbench a la VMM



```
module fifo_tb;
  timeunit 1ns; timeprecision 100ps;
  logic clk = 1'b0;
  logic reset n;
  fifo_if f_if(.*);
  fifo_test_pgm utest_pgm (.fifo_if_0(f_if),
                            .reset_n(reset_n)
                             );
  fifo fifo_rtl_1(.f_if(f_if), .*);
  bind fifo fifo_props fifo_props_1
           (clk, reset n, f if);
   initial forever #50 clk = ~clk;
//...
endmodule : fifo_tb
```


Design Process Supporting TBV Methodology with SystemVerilog





* Recommended

Interfaces and Ports
SystemVerilog Style



Ports only
Verilog Style

DUT

Ports

Clocks

resets

FIFO Interface and modports and clocking block



```
interface fifo_if(input wire clk,
          input wire reset_n);
 timeunit 1ns;
 timeprecision 100ps;
// import fifo_pkg::*;
 logic push;
 logic pop;
 wire full;
 wire empty;
 logic error;
 word_t data_in;
 word_t data_out;
 parameter hold_time=3;
 parameter setup time = 5;
```

```
124000 124

clk

pop

data_in 002
```


Identifies sampling and delays

```
clocking driver_cb @ (posedge clk);
    default input #setup_time
        output #hold_time;
    input empty, full, data_out, error;
    output data_in, push, pop;
    endclocking : driver_cb

modport fdrvr_if_mp (clocking driver_cb);
```

Transaction-based verification Conceptual View





A Transaction






Transactors

```
class Fifo_xactn extends vmm_data;
  rand fifo_scen_t kind;
  rand logic [BIT_DEPTH-1:0] data;
  rand int idle_cycles;
  time xactn_time;
                                                     Program
  constraint cst_xact_kind {
    kind dist {
                                        Transactions
                                                     channel
      PUSH := 5,
      POP := 0,
       IDLE := 8,
      RESET := 0
    };
            extern virtual function Fifo xactn
              copy(vmm_data cpy = null);
```

endclass:Fifo_xactn

Creation of Transaction Channel and Generator Classes





Consumption of Transactions from Channel



```
class Fifo_cmd_xactor extends vmm_xactor;
                                                       class
 virtual fifo if.fdrvr if mp f if;
 Fifo xactn channel in chan;
                                                            fifo xactn
                                                             channel
function new( ..
       virtual fifo_if.fdrvr_if_mp new_vir_if,
       Fifo xactn channel new in chan);
   .. this.f if = new vir if;
   this.in_chan = new_in_chan;
endfunction: new
task main();
  forever
                          Started by fifo env::start()
  begin: main loop
   fifo xactn push push xaction;
   this.in_chan.get(push_xaction);
   case (push xaction.kind)
   PUSH: this.push task(push xaction.data);
```


Push task in transactor



```
task push_task (logic [BIT_DEPTH-1:0] data);
   begin
    $display ("%0t %m Push data %0h ", $time, data);
    f_if.driver_cb.data_in <= data; // using clocking block
    f if.driver cb.push <= 1'b1;
    f if.driver cb.pop <= 1'b0;
                                              // in fifo if
    @ (f if.driver cb);
                                               clocking driver cb @ (posedge clk);
    f if.driver cb.push <= 1'b0;
                                                default input #setup time
                                                       output #hold_time;
    end
                                                 input empty, full, data out, error;
 endtask : push task
                                                 output data_in, push, pop;
                                               endclocking: driver cb
```

Class Relationships (in UML)





The Environment



- Instantiates classes
- Build connections
- Proper links including redirections
- Reset
- Configurations
- Start
- wait for end
- Stop
- Cleanup
- reports



Class Relationships fifo_env





vmm_env

run()

StarUML - The Open Source UML/MDA Platform

http://www.staruml.com/

fifo_env

+fifo_cmd_xactor fifo_cmd_xactor_0;

+fifo_xactn_channel fifo_push_channel;

+fifo_xactn_channel mon_push_chan;

+virtual fifo_if vir_if;

+push_cfg push_cfg_0;

+ fifo_xactn_atomic_gen push_gen_0;

+ fifo_mon_xactor mon_0;

+fifo_log_fmt_log_fmt_cntl;

+ vmm_log log;

+new(virtual fifo_if new_vif)

+build()

+reset_dut()

+start()

+wait_for_end()

Getting the Ball Rolling

fifo env 0.run();

endprogram : fifo test pqm

join_none
#1000000;

end




```
fifo if fifo if 0,
program automatic fifo test pgm (
                         output logic
                                          reset n);
    timeunit 1ns; timeprecision 100ps;
   `include "vmm.sv"`include "fifo common include.sv"
    include "fifo xactn.sv" \include "fifo env.sv"
    vmm log log;
    Fifo env fifo env 0;
                                               `include "fifo_log_fmt.sv"
                                               `include "fifo cmd xactor.sv"
  initial
                                               `include "fifo gen xactor.sv"
  begin
                                               `include "fifo mon xactor.sv"
    log = new("Pgm_Logger", 0);
    fifo env_0 = new(fifo_if_0);
    `vmm note(log, "Started");
    fork : f1
```

automatic -> separate
storage for each task call


Execution Sequence in vmm_env






Creation and Consumption Putting in together (build)






Push on FULL





File Structure





Conclusion



- VMM provides a consistent methodology
 - Layered testbench construction
 - Supported by a standard library
 - Base and utility classes
 - Unification in style and construction of testbench
 - Quick build of a layered and reusable testbench
 - Access to high-level tests
 - Constrained-random stimulus
 - Functional coverage
 - Directed tests
- Assertions and coverage do help in verification

Questions?





- Ease of use / learning / Debug ?
- Reuse?
- Transaction / transactor / generators
- Callback?
- Factory?
- Other TLM methodologies?