

Workshop 1: 4-bit CPU Design

Charles Khoury
charles.khoury@bristol.ac.uk

December 15, 2022

1 Introduction

The goal of this workshop is to gain a better understanding of the inner-workings of the 4-bit CPU and understand the design philosophy. The CPU is designed using ModuleSim which simulates hardware previously used in the delivery of the introductory unit to computer architecture for undergraduates, the modules were meant to work in tandem with the simulation; hence the unusual component choice. This implies the need to work around the design constraints set by the design tool.

2 Basic design knowledge

Fundamentally CPUs are Finite State Machines (FSM) containing the following component block:

- Control Unit (CU).
- Arithmetic Logic Unit (ALU).
- Registers.
- Buses (internal data lines).
- Clock
- Cache

The processor in this unit doesn't have a cache, instead instructions are fetched directly from memory (NRAM component in ModuleSim).

ALU: performs arithmetic and logical operation and in for the 4-bit processor the part of the multistage memory write process (see STAM).

CU: Performs the Fetch, Decode, Execute operations by issuing control signals to the hardware and moving data around.

Registers: Small amount of memory contained within the CPU to store data needed to perform the various functions. Such as instruction address, current opcode and optional operand, result of calculations. Modern processors possess specific function registers (such as the Program Counter (PC), Instruction Register, etc.) and general purpose register than can be used to store addresses, computation results etc.

Clock: Used to synchronize the different CPU components.

This computational model is what is known as the Von Neumann architecture.




Figure 1: Von Neumann Architecture diagram

3 Understanding the Instruction Set

3.1 Instruction Set Architecture

The base implementation of the 4-bit uses 8 instructions encoded over 4 bits.

Question: Theoretically, how many instructions can be encoded over 4 bits?

Mnemonic	Operands/Example	Description
LDAC	C_n LDAC 5	Load constant in register A Load 5 into register A
LDBC	C_n LDBC 5	Load constant in register B Load 5 into register B
LDAM	$Addr$ LDAM 10	Load LSB at address of $Addr$ into register A Load LSBs stored in memory location 10 into register A
LDBM	$Addr$ LDBM 10	Load LSBs at address of $Addr$ into register B Load LSBs stored in memory location 10 into register B
STAM	$Addr$ STAM 10	Store the content register A in memory location $Addr$ and reset the MSB Store content of A
ADD	$ADD\ A = 6, B=4,$	Add the values stored in register A and B and store the result in A Value of A after Phase 3b : 10
SUB	$SUB\ A = 6, B=4,$	Substract the values stored in register A and B and store the result in A Value of A after Phase 3b : 2
LDAI	$offset$ LDAI LDAI 4 $A=6, Mem10 = 12$	Load the content from memory at address $[A+offset]$ into A Load 12 into register A

Table 1: 4-bit CPU ISA

3.2 Exercise

Question: What is the value stored in register B after complete execution of the following code:

```
LDAC 2
LDBC 3
ADD
STAM 10
LDBC 4
SUB
LDBM 10
```

Question: Consider the code below:

```
LDAC 4
LDBC 3
STAM 3
ADD
```

What is the value of register A after complete execution of this code.

Note: Try to understand how writing to memory affected code execution.

Question: Which instruction(s) write to Register A?

Question: Which instruction(s) read and write to/from the main memory ?

4 Design Implementation

4.1 Arithmetic Logic Unit

4.2 Control Unit

As mentioned above the role of the CU is to perform the the Fetch, Decode, Execute operation by deriving control signals.

Question: What are the different entit(y/ies) that need to be controlled in the data path for each instruction ?

Derive the control signal needed for each instructions to the different components of the data path. Include a fetch and decode phase as part of your work.

For this processor the CU is implemented in two part, a phase generator and decoder unit. The former allows to select the function (Fetch, Increment, [Decode-Execute]) and the latter allows you generate a control signal based on the instruction (i.e. Decode).

4.2.1 Clock Phases

The segmentation of the Fetch, Increment PC and [Decode-Execute] is done using the two phase clock and a counter to generate an upper phase. The main clock has 2 non-overlapping phases (a, b).




Figure 2: Non overlapping clock

In ModuleSim, when connected to a register the clock module is able to generate the control signal to the register as to write or reset it. From there, a counter tied to phase b is used to generate a numbered phased (1,2,3) (The counter can generate more phases which remain unused).

Question: By combining numbered and lettered phases, how many phases can be generated ?

4.2.2 Instruction Decoding

The decoding process determines what instruction is to be performed and produces a sequence on each control line to implement functionality. This is typically done using a binary encoder that "1-hot" encodes the signal. For the processor studied in this unit this is achieved using multiple demultiplexers.

Question: Why do we need multiple demultiplexers ?

Question: Which register is used as input to the demultiplexer's address bits

Question: Based on what you know from the clock and the different phases generated, what is common input to the demultiplexer ?

Question: What is the encoding of the following instruction STAM (0100)?

Question: Consider the following:




Figure 3: Demultiplexers

1. What is the purpose of this circuit ?
2. What is the input the bottom and top demultiplexers ?
3. Which component in Modulesim can provide the desired functionality for (2.)?

4.2.3 Control Signal

Different stages of the CPU either derive the same control signal or target the same hardware.

Question: What ModuleSim components can you use to implement this functionality ?

Question: Consider the following ALU diagram and 4-bit control logic the each of the components:




Figure 4: ALU

1. What is the to the AU/Memory MUX in phase 1 ?
2. Which register are "enabled" in phase 1.b ?
3. What are the inputs to MUX A/PC and B/O in phase 2 ?
4. Describe the process of implementing the STAM instructions. (i.e. Dataflow and control signal)