

Gebze Technical University  
Computer Engineering


CSE 331 – 2019

HOMEWORK 2 REPORT  
FERHAT ÇELİK 151044014


Course Assistant: Fatma Nur Esirci

## Şematik Tasarımlar


- 1 bit ALU



- 1 bit MSB ALU



- XOR / 2:1 4:1 MUX / 32 BIT ALU



## VERILOG MODÜLLERİ

Xor\_module – 2 and 2 not ve bir or kapısı ile oluşturulmuş xor

kapısı \_2mux – 1 Bitlik 2:1 Mux

\_4mux – 3 adet 2:1 Mux ile oluşturulmuş 4 e 1 mux

\_1bit\_alu – Ders kitabında bulunan alu

\_1bit\_msb\_alu – Overflow ve sign bit algılayan 1 bitlik alu

Alu32 – 31 adet 1 bit alu ve 1 adet 1 bit msb alu kullanılarak oluşturulmuş 32 bit işlem yapabilen alu

## SİMÜLASYON SONUÇLARI

```
add wave -position insertpoint \
sim:/_32bit_alu_testbench/a \
sim:/_32bit_alu_testbench/b \
sim:/_32bit_alu_testbench/select \
sim:/_32bit_alu_testbench/out \
sim:/_32bit_alu_testbench/v \
sim:/_32bit_alu_testbench/z \
sim:/_32bit_alu_testbench/carry_out
VSI5M> step -current
# time = 0, Input1 = 0010010000101000111000000000100, Input2 = 00100100001010001110000000011110, select=000, out=0010010000101000111000000000100 ,v=0 ,z=0, carry_out=0
# time = 20, Input1 = 11111111111111111111111111111111, Input2 = 00000000000000000000000000000001, select=000, out=00000000000000000000000000000001 ,v=0 ,z=0, carry_out=1
# time = 40, Input1 = 10111010111101010111111110111100, Input2 = 1010111100101011111110101011110, select=000, out=10101010100101010111110100011100 ,v=1 ,z=0, carry_out=1
# time = 60, Input1 = 01000000000000000000000000000001, Input2 = 110000000000000000000000000000100, select=001, out=11000000000000000000000000000101 ,v=0 ,z=0, carry_out=1
# time = 80, Input1 = 11111111111111111111111111111111, Input2 = 00000000000000000000000000000001, select=001, out=11111111111111111111111111111111 ,v=0 ,z=0, carry_out=1
# time = 100, Input1 = 010000100000000101010100000001, Input2 = 110100101111011110101000000100, select=001, out=110100101111011111111110100000101 ,v=0 ,z=0, carry_out=1
# time = 120, Input1 = 01100011111110101010000011100, Input2 = 100000100000101110000000011000, select=010, out=11100110000010010010100000110100 ,v=0 ,z=0, carry_out=0
# time = 140, Input1 = 010000000011101010000000000001, Input2 = 0111110000000000000011100000100, select=010, out=10111100000111010110011100000101 ,v=1 ,z=0, carry_out=0
# time = 160, Input1 = 11000000000000000000000000000001, Input2 = 0100000000000000000000000000100, select=010, out=00000000000000000000000000000101 ,v=0 ,z=0, carry_out=1
# time = 180, Input1 = 00000000000000000000000000000001, Input2 = 00000000000000000000000000000010, select=110, out=11111111111111111111111111111111 ,v=0 ,z=0, carry_out=0
# time = 200, Input1 = 011101101000000000000000000001, Input2 = 0001101101111101011100000000100, select=110, out=0101101100000101000111111111101 ,v=0 ,z=0, carry_out=1
# time = 220, Input1 = 11000000000000000000000000000001, Input2 = 100000011110101100000000000100, select=110, out=0011111000010010011111111111101 ,v=0 ,z=0, carry_out=1
# time = 240, Input1 = 01110101010101111110101010101, Input2 = 1101011111010101111101010101010, select=111, out=00000000000000000000000000000000 ,v=1 ,z=1, carry_out=0
# time = 260, Input1 = 11000000000000000000000000000001, Input2 = 1100000000000000000000000000100, select=111, out=00000000000000000000000000000001 ,v=0 ,z=0, carry_out=0
# time = 280, Input1 = 01110101111101011111110000000001, Input2 = 10011011111011110000000000000100, select=111, out=00000000000000000000000000000000 ,v=1 ,z=1, carry_out=0
```

Tüm modüllerim düzgünce çalışıyor.Genel testbench hariç olarak bazı diğer modüllerim için de testbench yazdım.