
2022 計算機組織 Computer Organization

Lab 7 Report

系級	建築研究所 碩二
學號	N76101012
姓名	謝慈芯

1. Architecture Diagram



2. Introduce each module (function / corner case / and so on...)

Reg_PC: 控制 current_pc, 當 rst 時, current_pc為 0, 其餘將 next_pc 賦值給 current_pc。

SRAM: 控制 instruction 的讀跟寫,一方面將 mem[address]讀到 read_data 內,另一方面當 clk 正緣觸發時將 write_data 寫入 mem[address]內,寫入訊號由 controller 輸出的 w_en 控制 (sb/sh/sw),當 w_en 為 0 則不寫入。 再在 top.v 內將 SRAM 分為 im 與 dm,im 將 current_pc(address)從 mem 中讀指令出來,dm 做 load/store 指令。

Adder: 將 current_pc(address)加 4 傳入 mux。

Decoder: 將 SRAM im 讀取出來的 instruction,分別輸出 opcode、func3、func7、rs1_index、rs2_index、rd_index。

Imm_Ext: 將 SRAM im 讀取出來的 instruction 內包含的 imm 部分篩選出來,並擴展至 32 bits。

RegFile: 控制 register 的存 data 和取 data,一方面將 registers[rs1_index]與 registers[rs2_index]讀 到 rs1_data_out 與 rs2_data_out 內,另一方面當 clk 正緣觸發時將 Mux 篩選出來的 wb_data 寫入 registers [rd_index]內,寫入訊號由 controller 輸出的 wb_en 控制 (sb/sh/sw),當 w_en 為 0 則不寫入。

JB_Unit:控制跳轉指令(branch/jal/jalr),將 Mux 的 output 與 imm_ext_out 相加再 and (~32'd)。

ALU: 運算單元做指令的運算,將 Mux output 的 operand1 與 operand2 以 opcode、func3、func7 來分類指令再作相對應的運算。

LD_Filter: 作為 load 指令的篩選器,以 func3 來分別做 lb /lh/lw/lbu/lhu。

Controller: 控制 Mux 的選擇訊號輸出、ALU 與 LD Filter 的指令分類,以及 SRAM im/dm 與 RegFile

的寫入訊號。

Mux: 控制所有 multiplexer 的輸出(alu operand1 alu operand2 jb operand1 wb data next pc)。

3. Screenshot the successful result of prog0

```
'h9000]
            fffffff0, pass
fffffff8, pass
   'h9008]
DM
          = 00000008, pass
            00000001, pass
DM[
   'h900c]
DM[ 'h9010]
            00000001, pass
            78787878, pass
DM[
   'h9014]
          = 000091a2,
   'h9018]
DM
DM['h901c]
          = 00000003,
                      pass
   'h9020]
            fefcfefd,
DM[
DM['h9024] = 10305070, pass
          = cccccc, pass
= ffffffcc, pass
= fffffccc, pass
DM[
   'h9028]
   'h902c]
DM[
   'h9030]
DM[
   'h9034]
DM[
          = 000000cc, pass
DM['h9038]
          = 0000cccc, pass
= 00000d9d, pass
   'h903c
   'h9040] = 00000004, pass
DM[
          = 00000003,
DM[
   'h9044]
                      pass
   'h9048]
          = 000001a6,
DM[
                      pass
DM['h904c]
          = 00000ec6, pass
DM[
   'h9050]
            2468b7a8, pass
   'h9054] =
            5dbf9f00, pass
          = 00012b38,
DM[
   'h9058]
                      pass
   'h905c 1
            fa2817b7,
DM[
                      pass
          = ff000000, pass
DM['h9060]
            12345678, pass
DM[
   'h9064]
  'h9068]
          = 0000f000, pass
            00000f00,
DM[
   'h906c]
                      pass
          = 000000f0, pass
   'h90701
DMĪ
DM['h9074]
          = 0000000f, pass
   'h9078]
            56780000, pass
DM[
  'h907c]
            78000000, pass
DM[
   'h9080]
          = 00005678, pass
   'h9084] = 00000078, pass
DM
   'h9088] = 12345678, pass
DM[
          = ce780000, pass
= fffff000, pass
DM[
   'h908c]
DM['h9090]
            ffffff000, pass
ffffff000, pass
   'h9094]
   'h9098]
DM[
            fffff000, pass
   'h909c]
DM[
          = fffff000,
= fffff000,
   'h90a0]
DM[
                      pass
   'h90a4]
DM[
   'h90a8]
'h90ac]
            13579d7c, pass
DM['h90ac] = 13578000, pass
DM['h90b0] = fffff004, pass
                                       +5850/8008888888888/88888
                                      448747187188888888888888
                                   **
       Waku Waku !!
    **
    **
       Simulation PASS !!
                                    7888872-867786-6497488888888877
    *******
                                     .48646886.4245484488888886
```

4. Screenshot the successful result of prog1

```
= 00000000,
                00000001,
DM
     'h9004`
                              pass
     h9008
                 00000001, pass
    'h900c
                 00000003, pass
                 00000003,
    'h9010
                              pass
DM
    'h9014]
                 00000006,
                 00000008,
DM[
    'h9018'
                              pass
                 0000000a,
     'h901c`
                              pass
     h9020
                 0000000a,
                              pass
    'h9024
                 0000000b,
DM
     'h9028]
                 0000000c,
                0000000f,
DM
    'h902c]
                              pass
                 00000010, pass
DM
     'h9030'
DM
     h9034
                 00000012,
                             pass
    'h9038
DM
     h903c
                 00000017,
DMI
    'h9040'
                 00000017,
                              pass
                00000017,
DM
     'h9044`
                              pass
                 00000018,
DM
     h9048
                              pass
                 0000001b, pass
DM
     h9050
                 0000001e,
                              pass
DMI
    'h90541
                00000025,
DM
     'h90581
                00000025,
                              pass
DM
                 00000026,
     'h905c
                              pass
    'h9060
                 00000027, pass
DM
     h9064
                 00000028, pass
DM
     'h9068<sup>†</sup>
                 00000028,
DM
     ˈh906c
                00000029,
                              pass
                 0000002b,
DM
     'h9070<sup>°</sup>
                              pass
    'h9074
                 0000002d, pass
     h9078
                 0000002d, pass
                0000002e,
0000002f,
DM
    'h907c]
                              pass
DM
     'h90801
                00000031, pass
ffffffce, pass
ffffffce, pass
ffffffd1, pass
ffffffd1, pass
ffffffd2, pass
ffffffe2, pass
fffffe9, pass
fffffe9, pass
fffffeb, pass
fffffed, pass
fffffef, pass
ffffffef, pass
fffffff, pass
fffffff, pass
fffffff, pass
fffffff, pass
                00000031, pass
DM
     'h9084'
    h9088
    'h908c
DM
    'h9090
DM
     h90941
DM
    'h9098
     'h909c'
    'h90a0
    'h90a4
DM
     'h90a81
    'h90ac]
'h90b0
DM
DM
DM
     h90b4
DM
     'h90bc
DMI
    'h90c0'
                 ffffffffd, pass
ffffffffe, pass
fffffffff, pass
DM
     'h90c4
DM
    'h90c8]
    'h90cc
                ffffffff, pass
00000000, pass
ffffffd2, pass
ffffffd2, pass
ffffffd4, pass
ffffffd5, pass
ffffffd6, pass
ffffffd6, pass
ffffffe3, pass
ffffffe8, pass
ffffffe9, pass
ffffffee, pass
ffffffee, pass
DM
     h90d0
DM
    'h90d41
     h90d81
DM
DM
     h90dc
    'h90e0
    'h90e4]
DMI
    'h90e81
DM
    'h90ec1
    'h90f0]
DM
    'h90f4]
    'h90f8]
    'h90fc]
DM
DM
    'h91007
DMI
    'h91047
                ffffffee, pass
fffffffef, pass
ffffffff0, pass
fffffffe, pass
    'h9108]
    'h910c
    'h9110]
    'h9114]
DM
    'h9118
DM[
              = 00000000,
                              pass
    'h911c]
                 00000000, pass
    'h9120]
                 00000000, pass
                 00000003, pass
    'h9124]
DM
    'h9128]
                 00000009, pass
DMI
    'h912c]
                0000000f,
                              pass
DMI
    'h9130]
                 00000013, pass
    'h9134]
                 00000016, pass
                 00000017, pass
DM['h9138]
    'h913c]
                 00000017, pass
    'h9140]
DMI
                 00000023, pass
DM['h9144] = 0000002e, pass
                                                    158584884888888888788888
                                                   488 74848888888888888888
                                          *********
                                      Waku Waku !!
     **
          Simulation PASS !!
                                              7888884.486768444444488888888
     ********
                                                  Simulation complete via $finish(1) at time 203835 NS + 2
                       $finish;
./top_tb.sv:114
xcelium> exit
T00L: xmverilog 22.03-s003: Exiting on Jan 17, 2023 at 14:28: <u>user</u>:~/C02022 Lab7/Lab7> ■
```