


CME4456 Reconfigurable Computing – Homework 2

Due to: 14.04.2022

Write VHDL code (entity and architecture) for following State Machine. Using waveform show that state transitions and outputs are correct. Test your design with using Altera MuxPlus II or Quartus programme). X is an input port with two bits (X_1X_2), Z is an output port.



```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
ENTITY state_machine IS
  PORT(
    x : IN SIGNED(1 downto 0);
    clk, reset : IN STD_LOGIC;
    z : OUT STD_LOGIC);
END state_machine;
```

```
ARCHITECTURE state_machine_a OF state_machine IS
  TYPE STATE_TYPE IS (s0, s1, s2);
  SIGNAL state : STATE_TYPE;
BEGIN
  PROCESS (x, clk, reset)
  BEGIN
    IF reset = '1' THEN
      state <= s0;
    ELSIF (clk'EVENT AND clk = '1') THEN
      CASE state IS
        WHEN s0=>
          IF (x = 0) OR (x = 1) THEN
            state <= s0;
            z <= '0';

          ELSIF x = 2 THEN
            state <= s1;
            z <= '0';

          ELSE
```

```

state <= s2;
z <= '0';

END IF;
WHEN s1=>
  IF x = 2 THEN
    state <= s1;

    state <= s2;

  ELSIF x = 3 THEN
    state <= s2;

  ELSE
    state <= s0;
    z <= '0';

  END IF;
WHEN s2=>
  IF x = 3 THEN
    state <= s2;

  ELSIF x = 2 THEN
    state <= s1;

    z <= '0';

  ELSIF x = 0 THEN
    state <= s0;
    z <= '1';

  ELSE
    state <= s0;
    z <= '0';

  END IF;
END CASE;
END IF;
END PROCESS;
END state_machine_a;

```

