
CME4456 Reconfigurable Computing – Homework 2

Due to: 14.04.2022

Write VHDL code (entity and architecture) for following State Machine. Using waveform show that state transitions and outputs are correct. Test your design with using Altera MuxPlus II or Quartus programme). X is an input port with two bits (X_1X_2), Z is an output port.



```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric std.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY state machine IS
 PORT(
   x: IN SIGNED(1 downto 0);
   clk, reset: IN STD LOGIC;
                z: OUT STD LOGIC);
END state_machine;
ARCHITECTURE state machine a OF state machine IS
 TYPE STATE_TYPE IS (s0, s1, s2);
 SIGNAL state: STATE_TYPE;
BEGIN
 PROCESS (x, clk, reset)
 BEGIN
   IF reset = '1' THEN
    state \leq s0;
   ELSIF (clk'EVENT AND clk = '1') THEN
     CASE state IS
      WHEN s0=>
        IF (x = 0) OR (x = 1) THEN
         state \leq s0;
                                                z \le '0';
        ELSIF x = 2 THEN
          state \leq s1;
                                                z \le '0';
                                        ELSE
```

```
state \leq s2;
                                                  z \le '0';
       END IF;
     WHEN s1=>
       IF x = 2 THEN
        state \leq s1;
                                                 z \le '0';
       ELSIF x = 3 THEN
        state \leq s2;
                                                  z \le '1';
                                         ELSE
                                                 state \leq s0;
                                                  z \le '0';
       END IF;
     WHEN s2=>
       IF x = 3 THEN
        state \leq s2;
                                                 z \le '0';
       ELSIF x = 2 THEN
        state \leq s1;
                                                 z \le '0';
                                         ELSIF x = 0 THEN
                                                 state \leq s0;
                                                  z <= '1';
                                         ELSE
                                                 state \leq s0;
                                                  z \le '0';
       END IF;
   END CASE;
 END IF;
END PROCESS;
```

END state_machine_a;

