

Student Name:

Instructor: Mustafa Altun

Student ID:

Date: 28/04/2014

## EHB322E Digital Electronic Circuits MIDTERM II

*Duration: 120 Minutes*

*Grading: 1) 40%, 2) 30%, 2) 30%*

*Exam is in closed-notes and closed-books format; calculators are allowed*

*For your answers please use the space provided in the exam sheet*

**GOOD LUCK!**

- 1) Consider a Boolean function  $f = x_1 + x_2 + x_3$  to be implemented by gates.

Suppose that all NMOS/PMOS transistors of gates are identical.

*Equivalent resistor for an NMOS transistor:  $R_N = 12\text{k}\Omega$*

*Equivalent resistor for a PMOS transistor:  $R_P = 24\text{k}\Omega$*


Suppose that each node in a gate has an internal capacitance of **0.1pF**.

Also a load capacitor of **1pF** is connected to the outputs of gates.

- a) Implement  $f$  with “a CMOS Pass Transistor Gate”. Find the **worst case (largest) and best case (smallest)  $t_{PHL}$  and  $t_{PLH}$**  values (total of 4 values).
- b) Implement  $f$  with “a CMOS Dynamic Logic Gate”. Find the **worst case (largest) and best case (smallest)  $t_{PHL}$  and  $t_{PLH}$**  values (total of 4 values).
- **Hint:** in calculating delay values you can use Elmore delay model.

2) Consider the CMOS dynamic circuit shown below. It has three inputs  $x_1$ ,  $x_2$ ,  $CLK$  and two outputs  $f_1$ ,  $f_2$ .

- Derive expressions of  $f_1$  and  $f_2$  in terms of the inputs when  $CLK=0$ .
- Derive expressions of  $f_1$  and  $f_2$  in terms of the inputs when  $CLK=1$ .
- Does this circuit have a charge sharing problem? If yes, on which input condition?; if no, why?




3) Consider a D-flip-flop consisting of one inverter and four NAND gates, shown below.

Suppose that the inverter has  $t_{PHL}=1\text{ps}$  and  $t_{PLH}=4\text{ps}$ .

Suppose that each of the NAND gates has  $t_{PHL}=1.5\text{ps}$  and  $t_{PLH}=1.5\text{ps}$ .

- When  $CLK=1$  and the  $D$  input switches from 0 to 1, calculate the **total propagation delays** at the outputs  $Q$  and  $\bar{Q}$ .
- When  $CLK=1$  and the  $D$  input switches from 1 to 0, calculate the **total propagation delays** at the outputs  $Q$  and  $\bar{Q}$ .



*A D-Flip-Flop*