Digital Electronic Circuits

Homework #3

Ali Zeki April, 2nd, 2009

(... dueApril, 9th, 2009, THURSDAY)

For the problem below,

- $V_{DD}=3.3V$.
- The model parameters for the **MOSFET**s are,

$$\begin{array}{c} \mu_n \!\!=\!\! 385 \text{cm}^2 \text{V}^{\text{-}1} \text{s}^{\text{-}1} \,, \, \mu_p \!\!=\!\! 130 \text{cm}^2 \text{V}^{\text{-}1} \text{s}^{\text{-}1} \\ V_{T0n} \!\!=\!\! 0.52 \text{V} \,\,, \, V_{T0p} \!\!=\!\! -0.65 \text{V} \\ t_{ox} \!\!=\!\! 7.5 \text{nm} \,\,, \,\, \epsilon_0 \!\!=\!\! 8.85 \text{x} 10^{\text{-}14} \, \text{F/cm} \,\,, \,\, \epsilon_{ox,r} \!\!=\!\! 3.9 \\ \text{(body effect can be neglected)} \end{array}$$

- Allowed minimum device aspects are $W_{min}=0.3\mu m$, and $L_{min}=0.3\mu m$.
- Try to minimize the consumed area, while satisfying the desired performance.

Find the logic function corresponding to the **last digit of your student number** below.

$$\mathbf{Z_0} = \begin{bmatrix} (A+B+C)(D+E)F \end{bmatrix}' \qquad \mathbf{Z_1} = \begin{bmatrix} AB+(C+D)+EF \end{bmatrix}' \qquad \mathbf{Z_2} = \begin{bmatrix} (A+B)(C+D+EF) \end{bmatrix}' \\ \mathbf{Z_3} = \begin{bmatrix} (A+BC)DE+F \end{bmatrix}' \qquad \mathbf{Z_4} = \begin{bmatrix} ABC(DE+F) \end{bmatrix}' \qquad \mathbf{Z_5} = \begin{bmatrix} (A+B)(D+E)F \end{bmatrix}' \\ \mathbf{Z_6} = \begin{bmatrix} (A+BCD)(E+F) \end{bmatrix}' \qquad \mathbf{Z_7} = \begin{bmatrix} AB+C(D+EF) \end{bmatrix}' \qquad \mathbf{Z_8} = \begin{bmatrix} A(BC+DE+F) \end{bmatrix}' \\ \mathbf{Z_9} = \begin{bmatrix} A+BC+DEF \end{bmatrix}' \qquad \mathbf{Z_9} = \begin{bmatrix} A+BC+DEF \end{bmatrix}'$$

- a) Sketch the CMOS complex gate realizing your logic function.
- b) Determine the aspects W_p , W_n , L_p and L_n for the MOSFETs, if τ_{PLH} and τ_{PHL} are both aimed to be less than 0.25ns, for an equivalent load capacitance of C_L =0.25pF.

Note#1: Assume that C_L remains constant (is not affected further by the device dimensions). Note#2: All nMOSTs will have the same W_n/L_n . All nMOSTs will have the same aspect ratios W_p/L_p

- c) Calculate V_{th} of the CMOS gate for the device aspects obtained in (b).
- d) Re-determine the aspects W_p , W_n , L_p and L_n for the MOSFETs such that $V_{th} = \frac{1}{2}V_{DD}$. Then, calculate the worst-case values for τ_{PLH} and τ_{PHL} , for $C_L = 0.25 pF$.