BLG311E Formal Languages and Automata Finite State Machines

A.Emre Harmancı Osman Kaan Erol Tolga Ovatman

Outline

- 1 Definitions and Models (Mealy and Moore)
- 2 State Equivalence, State Compatibility and State Reduction

Computing Machines

Computer

A computer is a general purpose *machine* which can be programmed to carry out a finite set of arithmetic or logical operations(*computation*).

Computing Machines

Machine

A machine is a tool consisting of one or more generally moving parts that is constructed to achieve a particular goal. However, the advent of electronics technology has led to the development of devices without moving parts that are considered machines.

Computing Machines

Abstract Machine

An abstract machine, is a theoretical model of a computer hardware or software system.

Finite State Machine(FSM)

An FSM has a mathmematical model defined by a quintuple (S,I,O,δ,ω) , where:

- *S*: Set of states.
- *I*: Input alphabet (a finite, non-empty set of symbols)
- O: Output alphabet (a finite, non-empty set of symbols)
- **\delta**: The transition function defined on $I \times S \rightarrow S$
- ω : The output function defined on either $S \to O$ or $I \times S \to O$

FSM properties

A finite state machine should hold the following properties

- It has finite input and output alphabets
- 2 It is deterministic

Deterministic Machine

For a deterministic machine the outcome of a transition from one state to another given a certain input can be predicted for every occurrence. In a deterministic finite state machine, for each pair of state and input symbol there is one and only one transition to a next state.

FSM properties

A finite state machine should hold the following properties

It has transducer capability.

Transducer

A transducer machine has two alphabets: an input alphabet and an output alphabet. Transducers are said to be able to *transform* inputs to output.

Transducers

When realizing transducers with digital circuits the concept of discrete-time is used.

Discrete Time

Discrete time is the discontinuity of a function's time domain that results from sampling a variable at a finite interval. One of the fundamental concepts behind discrete time is an implied (actual or hypothetical) system clock.

Transducers

In sequential synchronous digital circuits both the input and output functions are determined by combinational circuits. On the other hand, in determining next state of the circuit the characteristic equation of the flip-flop becomes effective as well. In a formal way

$$S(t^+) = Q(S(t), \delta(S(t), I(t)))$$

- SR type: $q^+ = S + R'q$
- D type: $q^+ = D$
- JK type: $q^+ = Jq' + K'q$
- \blacksquare T type: $q^+ = T \oplus q$

For the case of a D flip-flop the next state is determined by $S(t^+) = \mathcal{S}(S(t), I(t))$

Transducers

Transducers holds some certain properties in digital discrete-time systems.

- Sequence: Discretization is performed by the sequence order of the labels. n is the length of the sequence.
- \blacksquare [Λ]: A singleton set which only includes an *empty string*.
- I^* : Set of input sequences : $I^* = [\Lambda] \cup I \cup I^2 \cup ... \cup I^n ...$
- O^* : Set of output sequences : $O^* = [\Lambda] \cup O \cup O^2 \cup ... \cup O^n ...$
- Suppose that the transducer performs w = f(x) transformation where $w \in O$ and $x \in I$. Function f holds following properties:
 - Length preservation: $|w| = |x| = n; n \in \mathbb{N}$
 - Prefix inclusivity:

$$(x = x_1x_2) \land (w = w_1w_2) \land (|x_1| = |w_1|) \Rightarrow w_1 = f(x_1)$$


An example Machine

Suppose we want to design a machine that reads numerical codes input from a keypad and accepts *only one* certain key combination. For this particular case(S,I,O,δ,ω) can be defined as:

- $I \in \{0,1,2,\ldots,9\}$. We may want to restrict the number of digits to 4, for example $1234 \in I^4$
- S: At each keystroke we need to control if the correct digit is input. In our case |S|=5 or $s_i\in S$: $0\leq i\leq 4$
- $O = \{open, closed\}$ is the output alphabet.
- Our machine is going to accept the code after 4 correct inputs. The final state F = s₄. Let's ignore any wrong combinations at this moment for the sake of simplicity.
- Since we only have one correct combination δ can be defined as follows δ : $(s_0,1) \to s_1$ $(s_1,9) \to s_2$ $(s_2,0) \to s_3$ $(s_3,3) \to s_4$
- Our output function ω maps $s_i \to closed$ where $0 \le i \le 3$ and $s_4 \to open$

Machine Types


A Mealy machine¹ is a finite-state machine whose output values are determined both by its current state and the current inputs $I \times S \rightarrow O$.



¹The Mealy machine is named after George H. Mealy, who presented the concept in a 1955 paper, "A Method for Synthesizing Sequential Circuits"

Machine Types

A Moore machine² is a finite-state machine, whose output values are determined solely by its current state $S \to O$.



²The Moore machine is named after Edward F. Moore, who presented the concept in a 1956 paper, "Gedanken-experiments on Sequential Machines"


Modeling FSMs


Following elements can be used in modeling FSMs: Mealy Machine

	I_1	 I_i	 I_m
S_1			
S_{j}		S_k/O_s	
S_n			

Moore	Machine	•

14100	Wicore Washing										
	I_1		I_i		I_m	0					
S_1						O_1					
S_j			S_k			O_l					
S_n						O_p					






Example

A coffee vending machine that accepts coins of 5, 10 and 25 cents, gives coffe for 15 cents and returns the change. Let's build Mealy and Moore models of this machine.

Mealy model, $S_x/i,j$: x denotes money input so far, i change return and j holds C for coffee output and - for no output.

State table:

<u> Ututo</u>	tabio.		
	5	10	25
S_0	$S_5/0,-$	$S_{10}/0,-$	$S_0/10, C$
S_5	$S_{10}/0,-$	$S_0/0, C$	$S_0/15, C$
S_{10}	$S_0/0, C$	$S_0/5, C$	$S_0/20, C$



Example

For Moore model the number of states need to be at least the number of different State/output pairs in the Mealy model. States should not be assigned to the coins input. When no coins are input current state is preserved.

State table:


	5	10	25	Output
S_0	S_5	S_{10}	S_{25}	0,-
S_5	S_{10}	S_{15}	S_{30}	0,-
S_{10}	S_{15}	S_{20}	S_{35}	0,-
S_{15}	S_5	S_{10}	S_{25}	0,C
S_{20}	S_5	S_{10}	S_{25}	5,C
S_{25}	S_5	S_{10}	S_{25}	10,C
S_{30}	S_5	S_{10}	S_{25}	15,C
S_{35}	S_5	S_{10}	S_{25}	20,C

We can map Mealy model transitions to Moore states of this machines as follows

$$S_5/0, - \to S_5$$

 $S_{10}/0, - \to S_{10}$
 $S_0/0, C \to S_{15}$
 $S_0/5, C \to S_{20}$
 $S_0/10, C \to S_{25}$
 $S_0/15, C \to S_{30}$
 $S_0/20, C \to S_{35}$


Digital System Design



- When designing digital hardware, a general approach is to handle data processing and control operations separately.
- The control logic and data processing tasks of a digital system are specified by means of a hardware algorithm.
- One of the common ways in representing an algorithm is by using a flowchart.


Timing differences between Mealy and Moore Circuits


Let's investigate three different designs of a circuit to detect the rising edge of a slow "strobe" input and generate a "short" output pulse.³




³Examples taken from Dr. Pong P. Chu's book titled "RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability"


A Moore Machine Design







A Mealy Machine Design





Another Mealy Machine Design





State Equivalence and Reduction of Complete State Tables

State equivalence

During a system's design iterations designers may come up with non-optimal state tables containing equivalent states. In order to overcome this situation mathematical definition of equivalency and state reduction principles are used.

Equivalence Relation

A given binary relation \sim on a set S is said to be an equivalence relation if and only if it is reflexive, symmetric and transitive. Equivalently, $\forall s_i, s_i, s_k \in S$:

- $s_i \sim s_i$
 - \bullet $s_i \sim s_j \Rightarrow s_j \sim s_i$
 - \blacksquare $s_i \sim s_k \land s_k \sim s_j \Rightarrow s_i \sim s_j$

State Equivalence and Reduction of Complete State Tables

State equivalence

Using the mathematical definition of equivalency the set of machine states can be partitioned into equivalence classes. Equivelance classes should include

- Explicitly equivalent states
- Implicitly equivalent states, whose equivalency depends other states' equivalency.

State Equivalency Conditions

The necessary and sufficient conditions for two states in a state table to be equivalent are: For all the inputs of those states

- Outputs should be the same
- Successing conditions should
 - be explicitly or implicitly equivalent
 - not have any outputs that doesn't conform equivalency

State Equivalence and Reduction of Complete State Tables

Dependency identification of states can be performed using dependency tables and undirected relation graphs. Let's consider the following state table.

S/I	I_1	I_2	I_3	I_4
S_1	$S_1/0$	$S_2/1$	$S_5/1$	$S_1/0$
S_2	$S_2/1$	$S_2/0$	$S_6/0$	$S_3/0$
S_3	$S_3/1$	$S_7/0$	$S_4/0$	$S_3/0$
S_4	$S_1/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_5	$S_{5}/0$	$S_6/1$	$S_5/1$	$S_{5}/0$
S_6	$S_2/1$	$S_6/0$	$S_2/0$	$S_3/0$
S_7	$S_8/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_8	$S_8/0$	$S_6/1$	$S_5/1$	$S_1/0$

 S_7

State Equivalence and Reduction of Complete State Tables

We shall build a dependency table step by step based on the state dependencies.

5/1	1	l		12	13			4	
S_1	S_{1}	/0	7	$S_2/1$	$S_5/1$	l		1/0	
S_2	S_{2}	/1	Ž	$S_2/0$	$S_6/0$)	S_3	$_{3}/0$	
S_3	S_{3}	/1	7	$S_7/0$	$S_4/0$)	S_3	$_{3}/0$	
S_4	S_{1}	/0	Ž	$S_7/1$	$S_4/1$		S_3	$_{\rm S}/0$	
S_5	S_{5}	/0	7	$S_6/1$	$S_5/1$		S_5	5/0	
S_6	S_2	/1	7	$S_6/0$	$S_2/0$)	S_3	$_{3}/0$	
S_7	S_{8}	/0	7	$S_7/1$	$S_4/1$	l	S_3	$_{\rm S}/0$	
S_8	S_{8}	/0	,	$S_6/1$	$S_5/1$	Ĺ	S_1	1/0	
	S_1	S	2	S_3	S_4	Å	S ₅	S_6	S_7
S_2									
S_3									
S_4									
S_5									
C.									

State Equivalence, State Compatibility and State Reduction

S/I	I_1			I_2	I_3		1	4	
S_1	S_1	/0	,	$S_2/1$	$S_5/1$		S_1	/0	
S_2	S_2	/1	,	$S_2/0$	$S_6/0$)	S_3	$_{\rm i}/0$	
S_3	S_{3}	/1	2	$S_7/0$	$S_4/0$)	S_3	$_{\rm i}/0$	
S_4	S_{1}	/0	7.	$S_7/1$	$S_4/1$	L	S_3	$_{\rm i}/0$	
S_5	$S_{5/}$	/0	•4	$S_6/1$	$S_5/1$	L	S_5	$_{\rm i}/0$	
S_6	S_2	/1	4	$S_6/0$	S_2/C)	S_3	$_{i}/0$	
S_7	S_{8}	/0	7	$S_7/1$	$S_4/1$	l		$_{\rm i}/0$	
S_8	S_8			$S_6/1$	$S_5/1$	L	S_1	/0	
	S_1	S_2	2	S_3	S_4	Å	S ₅	S_6	S_7
S_2	Х								
S_3									
S_4									
S_5									
S_6									
S_7									
S_8									

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	I_3	1	4			
S_1	$S_1/0$	$S_2/1$	$S_5/1$	S_1	/0			
S_2	$S_2/1$	$S_{2}/0$	$S_6/0$	S_3	/0			
S_3	$S_3/1$	$S_7/0$	$S_4/0$	S_3	/0			
S_4	$S_1/0$	$S_7/1$	$S_4/1$	S_3	/0			
S_5	$S_{5}/0$	$S_6/1$	$S_5/1$	S_5	/0			
S_6	$S_2/1$	$S_6/0$	$S_2/0$	S_3	/0			
S_7	$S_8/0$	$S_7/1$	$S_4/1$	S_3	/0			
S_8	$S_{8}/0$	$S_6/1$	$S_5/1$	S_1	/0			
	S	1	S_2	S_3	S_4	S_5	S_6	S_7
S_2	>	(
S_3)	(
S_4	(2,7)-(4,	5)- (1,3)						
S_5	•							
S_6								
S ₆ S ₇								

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	2		I_3	I_4		
S_1	$S_1/0$	S_2		,	$S_5/1$	S_1/C		
S_2	$S_2/1$	S_2	/0	7	$S_6/0$	$S_3/0$	C	
S_3	$S_3/1$	S_{7}	/0	7	$S_4/0$	$S_3/0$	C	
S_4	$S_{1}/0$	S_{7}	/1	•4	$S_4/1$	$S_3/0$	О	
S_5	$S_{5}/0$	S_{6}	/1	,	$S_5/1$	$S_5/0$	\mathbf{C}	
S_6	$S_2/1$	S_{6}	/0	•4	$S_2/0$	$S_3/0$		
S_7	$S_{8}/0$	S_{7}	/1	٠,	$S_4/1$	$S_3/0$	0	
S_8	$S_8/0$	S_{6}	/1	,	$S_5/1$	S_1/c	C	
	S_1	S_2	S_3	3	S_4	S_5	S_6	S_7
S_2	Χ							
S_3	Х							
S_4	Χ							
S_5	(2,6)							
S_6								
S_7								
S_8							1	

 S_7

 S_8

State Equivalence, State Compatibility and State Reduction

(1,8)(2,7)(4,5)(1,3)

(2,6)

State Equivalence and Reduction of Complete State Tables

S/I	I_1	I_2	i	<i>I</i> ₃	I_4			
S_1	$S_{1}/0$	$S_2/1$	S_5	;/1	$S_{1}/0$			
S_2	$S_2/1$	$S_2/0$	S_{ϵ}	5/0	$S_3/0$			
S_3	$S_3/1$	$S_7/0$	S_4	1/0	$S_3/0$			
S_4	$S_{1}/0$	$S_7/1$	S_4	1/1	$S_3/0$			
S_5	$S_{5}/0$	$S_6/1$	S_5	;/1	$S_{5}/0$			
S_6	$S_2/1$	$S_6/0$	S_2	2/0	$S_3/0$			
S_7	$S_8/0$	$S_7/1$		1/1	$S_3/0$			
S_8	$S_8/0$	$S_6/1$	S_5	5/1	$S_1/0$			
		S_1			S_2	S_3	S_4	Ī
S_2		Χ						I
S_3		Χ		(2,	7)(4,6)			I
S_4	•		Χ			I		
S_5	(2,6)			Χ			ĺ
S_6	<u> </u>	Χ			0			Ī

 S_5 S_6 S_7

 S_6

 S_7

 S_8

State Equivalence, State Compatibility and State Reduction

State Equivalence and Reduction of Complete State Tables

S/I	I_1	I_2	,	I_3	I_4		
S_1	$S_{1}/0$	$S_2/1$	S_{5}	5/1	$S_{1}/0$		
S_2	$S_2/1$	$S_2/0$	S_{ϵ}	5/0	$S_3/0$		
S_3	$S_3/1$	$S_7/0$	S	$_{\downarrow}/0$	$S_3/0$		
S_4	$S_1/0$	$S_7/1$	Sz	ı/1	$S_3/0$		
S_5	$S_{5}/0$	$S_6/1$	S_{ξ}	5/1	$S_{5}/0$		
S_6	$S_2/1$	$S_6/0$	S_2	$\frac{1}{2}$ $\frac{1}{2}$	$S_3/0$		
S_7	$S_8/0$	$S_7/1$	Sz	ı/1	$S_3/0$		
S_8	$S_{8}/0$	$S_6/1$	S_5	5/1	$S_1/0$		
		S_1			S_2	S_3	,
S_2		Χ					
S_3		Χ		(2,	7)(4,6)		
S_4		Χ			Χ		
S_5	(2	2,6) 0			Χ		

0

Χ

(1,8)(2,7)(4,5)(1,3)

(2,6) 0

 S_5 S_6 S_7

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	I_3	I_4					
S_1	$S_{1}/0$	$S_2/1$	$S_5/1$	$S_{1}/0$					
S_2	$S_2/1$	$S_2/0$	$S_6/0$	$S_3/0$					
S_3	$S_3/1$	$S_7/0$	$S_4/0$	$S_{3}/0$					
S_4	$S_1/0$	$S_7/1$	$S_4/1$	$S_{3}/0$					
S_5	$S_{5}/0$	$S_6/1$	$S_5/1$	$S_{5}/0$					
S_6	$S_2/1$	$S_{6}/0$	$S_2/0$	$S_3/0$					
S ₇	$S_8/0$	$S_7/1$	$S_4/1$	$S_3/0$					
S_8	$S_8/0$	$S_6/1$	$S_5/1$	$S_{1}/0$					
	S_1			C	C	C	S_5	C	S_7
		s_1		S_2	S_3	S_4	55	S_6	37
S_2		X		32	33	34	35	36	37
$\frac{S_2}{S_3}$				(2,7)(4,6) X	33	34		36	37
		X		=	33	54	35	36	37
S_3	(:	X		(2,7)(4,6) X	33	54	35	36	37
$\frac{S_3}{S_4}$	(:	X X X		(2,7)(4,6) X X	33	54	55	36	37
S_3 S_4 S_5		X X X 2,6) o	3) X	(2,7)(4,6) X X X	33	54	55	36	37

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	I_3	I_4
S_1	$S_{1}/0$	$S_2/1$	$S_5/1$	$S_{1}/0$
S_2	$S_2/1$	$S_2/0$	$S_6/0$	$S_3/0$
S_3	$S_3/1$	$S_7/0$	$S_4/0$	$S_3/0$
S_4	$S_1/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_5	$S_{5}/0$	$S_6/1$	$S_5/1$	$S_{5}/0$
S_6	$S_2/1$	$S_{6}/0$	$S_{2}/0$	$S_{3}/0$
S_7	$S_8/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_8	$S_8/0$	$S_6/1$	$S_5/1$	$S_1/0$

	S_1	S_2	S_3	S_4	S_5	S_6	S_7
S_2	Χ						
S_3	Χ	Х					
S_4	Χ	Χ	X				
S_5	(2,6) 0	Χ	X				
S_6	Χ	0	(2,3)(6,7)(2,4)				
S_7	Χ	Χ					
S_8	(2,6) 0	Χ					

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	1	3	I_4				
S_1	$S_{1}/0$	$S_2/1$	S_5	/1	$S_{1}/0$				
S_2	$S_2/1$	$S_2/0$	S_6	/0	$S_3/0$				
S_3	$S_3/1$	$S_7/0$	S_4	/0	$S_3/0$				
S_4	$S_1/0$	$S_7/1$	S_4	/1	$S_3/0$				
S_5	$S_5/0$	$S_6/1$	S_5	/1	$S_{5}/0$				
S_6	$S_2/1$	$S_6/0$	S_2	/0	$S_3/0$				
S_7	$S_8/0$	$S_7/1$	S_4		$S_3/0$				
S_8	$S_{8}/0$	$S_6/1$	S_5	/1	$S_1/0$				
	S_1	S_2	S_3		S_4		S_5	S_6	S_7
S_2	Χ								
S_3	Χ	Х							
S_4	Χ	Χ	Χ						
S_5	(2,6) 0	Χ	Х	(1,	5)(6,7) (3	,5)			
S_6	Χ	0	Χ						
S_7	Χ	Χ	Χ						
S_8	(2,6) 0	Χ	Χ						

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	1	3	I_4			
S_1	$S_{1}/0$	$S_2/1$	S_5	/1	$S_1/$	0		
S_2	$S_2/1$	$S_2/0$	S_6	/0	$S_3/$	0		
S_3	$S_3/1$	$S_7/0$	S_4	/0	$S_3/$	0		
S_4	$S_1/0$	$S_7/1$	S_4	/1	$S_3/$	0		
S_5	$S_{5}/0$	$S_6/1$	S_5	/1	S_5	0		
S_6	$S_2/1$	$S_6/0$	S_2	/0	$S_3/$	0		
S ₇	$S_8/0$	$S_7/1$	S_4	/1	S_3			
S_8	$S_{8}/0$	$S_6/1$	S_5	/1	S_1	0		
	S_1	S_2	S_3	7	S_4	S_5	S_6	S_7
S_2	Χ							
S_3	Χ	Χ						
S_4	Χ	Χ	Χ					
S_5	(2,6) 0	Χ	Χ		X			
S_6	Χ	0	Χ		X			
S_7	Χ	Χ	Χ	(1,	8)°			
S_8	(2,6) 0	Χ	Χ					

State Equivalence, State Compatibility and State Reduction

S/I	I_1	I_2	I	3	I_4				
S_1	$S_{1}/0$	$S_2/1$	S_5	/1	$S_{1}/0$				
S_2	$S_2/1$	$S_2/0$	S_6	/0	$S_3/0$				
S_3	$S_3/1$	$S_7/0$	S_4	/0	$S_3/0$				
S_4	$S_1/0$	$S_7/1$	S ₄		$S_3/0$				
S_5	$S_{5}/0$	$S_6/1$	S_5	/1	$S_{5}/0$				
S_6	$S_2/1$	$S_6/0$	S_2	/0	$S_3/0$				
S_7	$S_8/0$	$S_7/1$	S_4	/1	$S_3/0$				
S_8	$S_8/0$	$S_6/1$	S_5	/1	$S_1/0$				
	S_1	S_2	S_3		S_4		S_5	S_6	S_7
S_2	Χ								
S_3	Χ	Х							
S_4	Χ	Х	Χ						
S_5	(2,6) 0	Х	Χ		Х				
S_6	Х	0	Χ		Х				
S_7	Х	Х	Χ		(1,8)0				
S_8	(2,6) 0	Χ	Χ	(1,	,8)(7,6) (4,	5)			

BLG311E Formal Languages and Automata

 S_6

 S_7

 S_8

Χ

Χ

(2,6) 0

State Equivalence, State Compatibility and State Reduction

State Equivalence and Reduction of Complete State Tables

S/I	I_1	I_2	1	3	I_4		
S_1	$S_{1}/0$	$S_2/1$	S_5	/1	S_1	0	
S_2	$S_2/1$	$S_2/0$	S_6	/0	$S_3/$	0	
S_3	$S_3/1$	$S_7/0$	S_4	./0	$S_3/$	0	
S_4	$S_{1}/0$	$S_7/1$	S_4	./1	$S_3/$	0	
S_5	$S_{5}/0$	$S_6/1$	S_5	/1	$S_5/$	0	
S_6	$S_2/1$	$S_6/0$	S_2	/0	$S_3/$	0	
S_7	$S_8/0$	$S_7/1$	S_4	./1	$S_3/$	0	
S_8	$S_{8}/0$	$S_6/1$	S_5	/1	S_1	0	
	S_1	S_2	S_3		S_4		S_5
S_2	X						
S_3	Χ	Χ					
S_4	Х	Χ	Χ				
S_5	(2,6) 0	Χ	Χ		X		

Χ

Χ

0

Х Х

Χ

Χ

(1,8)0

Χ

Χ

(5,8)**(4,5)(6,7)(3,5)**

 S_6

 S_7

BLG311E Formal Languages and Automata

State Equivalence, State Compatibility and State Reduction

State Equivalence and Reduction of Complete State Tables

S/I	I_1	I_2		3	I_4			
S_1	$S_1/0$	$S_2/1$	_	/1	$S_1/$			
S_2	$S_2/1$	$S_2/0$		/0	$S_3/$	0		
S_3	$S_3/1$	$S_7/0$	S_4	./0	$S_3/$	0		
S_4	$S_{1}/0$	$S_7/1$	S_4	./1	$S_3/$	0		
S_5	$S_5/0$	$S_6/1$	S_5	/1	$S_5/$	0		
S_6	$S_2/1$	$S_6/0$		/0	$S_3/$	0		
S_7	$S_8/0$	$S_7/1$	S_4	./1	$S_3/$			
S_8	$S_8/0$	$S_6/1$	S_5	/1	$S_1/$	0		
	S_1	S_2	S_3	2	S_4	S_5	S_6	S_7
S_2	<i>S</i> ₁	S_2	S_3	S	S_4	S_5	<i>S</i> ₆	<i>S</i> ₇
S_3		<i>S</i> ₂	S_3		S_4	S_5	<i>S</i> ₆	<i>S</i> ₇
	X		<i>S</i> ₃		54	S ₅	<i>S</i> ₆	<i>S</i> ₇
S ₃ S ₄ S ₅	X X X (2,6) o	X	X		X		<i>S</i> ₆	<i>S</i> ₇
S ₃ S ₄ S ₅ S ₆	X X X (2,6) °	X	X			X	S ₆	<i>S</i> ₇
S ₃ S ₄ S ₅	X X X (2,6) o	X X X	X	(1,	X		S ₆	<i>S</i> ₇

BLG311E Formal Languages and Automata

State Equivalence, State Compatibility and State Reduction


LState Equivalence and Reduction of Complete State Tables

- /-								
S/I	I_1	I_2	1	3	I_4			
S_1	$S_{1}/0$	$S_2/1$	S_5	/1	S_1	0		
S_2	$S_2/1$	$S_{2}/0$	S_6	/0	$S_3/$	0		
S_3	$S_3/1$	$S_7/0$	S_4	./0	$S_3/$	0		
S_4	$S_{1}/0$	$S_7/1$	S_4	./1	$S_3/$	0		
S_5	$S_{5}/0$	$S_6/1$	S_5	/1	$S_5/$	0		
S_6	$S_2/1$	$S_6/0$	S_2	/0	$S_3/$	0		
S ₇	$S_8/0$	$S_7/1$		/1	$S_3/$	0		
S_8	$S_8/0$	$S_6/1$	S_5	/1	S_1	0		
	S_1	S_2	S_3	,	S_4	S_5	S_6	S_7
S_2	Х							
S_3	Χ	Χ						
S_4	Χ	Χ	Χ					
S_5	(2,6) 0	Χ	Χ		Χ			
S_6	Х	0	Χ		Χ	Х		
S_7	Χ	Χ	Χ	(1,	ە(8,	Х	Х	
S_8	(2,6) 0	Χ	Χ		Χ	(1,5)0	Х	(6,7)(4,5)(1,3)

State Equivalence and Reduction of Complete State Tables


In the dependency table below we can see that some equivalencies depend on others. We can sketch a directed graph based on those dependencies.


	S_1	S_2	S_3	S_4	S_5	S_6	S_7
S_2	Χ						
S_3	Χ	Χ					
S_4	Х	Χ	Χ				
S_5	(2,6) 0	Χ	Χ	Х			
S_6	Х	0	Χ	Χ	Χ		
S_7	Х	Χ	Χ	(1,8)0	Х	Χ	
S_8	(2,6) 0	Χ	Χ	Χ	(1,5)0	Χ	Χ



State Equivalence and Reduction of Complete State Tables

We can sketch an undirected dependency graph using directed dependencies and find the connected components inside the graph. We can combine these cliques and discover equivalent states.






State Equivalence and Reduction of Complete State Tables

S/I	I_1	I_2	I_3	I_4
S_1	$S_1/0$	$S_2/1$	$S_5/1$	$S_1/0$
S_2	$S_2/1$	$S_2/0$	$S_{6}/0$	$S_3/0$
S_3	$S_3/1$	$S_7/0$	$S_4/0$	$S_3/0$
S_4	$S_{1}/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_5	$S_{5}/0$	$S_6/1$	$S_{5}/1$	$S_{5}/0$
S_6	$S_2/1$	$S_6/0$	$S_2/0$	$S_3/0$
S_7	$S_8/0$	$S_7/1$	$S_4/1$	$S_3/0$
S_8	$S_8/0$	$S_6/1$	$S_5/1$	$S_1/0$

If we rebuild our state table using the equivalence classes we have just discovered



		I_1	I_2	I_3	I_4
S_1'	(S_1, S_5, S_8)	$S_1'/0$	$S_2'/1$	$S_1'/1$	$S_1'/0$
S_2'	(S_2, S_6)	$S_2'/1$	$S_2'/0$	$S_2'/0$	$S_3'/0$
S_3'	(S_3)	$S_3'/1$	$S_4'/0$	$S_4'/0$	$S_3'/0$
S_4'	(S_4, S_7)	$S_1'/0$	$S_4'/1$	$S_4'/1$	$S_3'/0$

State compatibility

A machine can sometimes be defined *incompletely*, either willingly or by the lack of information. An incomplete FSM transitions under some inputs lead to unspecified states or unspecified outputs. In order to eliminate the redundant states in such machines the concept of *compatibility relation* can be used.

Compatibility Relation

A given binary relation γ on a set S is said to be a compatibility relation if and only if it is reflexive, symmetric and non-transitive.

For example let function d(x,y) denote the distance between points x and y. If we define a relation $R_{\gamma}=\{(a,b)|d(a,b)\leq 2, a,b\in\mathbb{N}\}.$

For this relation $1\gamma3$ and $3\gamma5$ holds but $1\gamma5$ doesn't. On the other hand transitive pairs can also be found like $1\gamma2$ and $2\gamma3$. γ is a compatibility relation.

Compatibility Class

A compatibility relation forms the compatibility classes over the set it has been defined. Each compatibility class is transitive inside. Differing from equivalence classes, compatibility classes may not be distinct.

Maximal Compatibility Class

A compatible class is said to be maximal if it is not covered by any other compatible class. Class' graph is not a subgraph of another compatibility class.

For the following three compatibility classes $(a,b,c,d)\supseteq (a,b,c)\supseteq (a,b),\, (a,b,c,d)$ is the maximal compatibility class.

LState Compatibility and Reduction of Incompletely Specified State Tables

Cover

A set of compatible classes covers machine $\ensuremath{\mathbb{M}}$ if it contains all the states of the machine.


Complete Cover

The set of all the maximal compatible classes that covers machine $\ensuremath{\mathbb{M}}$.

Example

For the relation γ defined as

 $R_{\gamma} = \{a\gamma b, a\gamma c, a\gamma d, b\gamma c, b\gamma d, c\gamma d, b\gamma e, e\gamma f, e\gamma g, g\gamma f, g\gamma h\}$ Let's sketch the relation graph.



The complete cover of the graph is: $\{\{a,b,c,d\}\{b,e\}\{e,f,g\}\{g,h\}\}$. For this example one can find a cover that doesn't contain $\{b,e\}$ however the complete cover should contain $\{b,e\}$ too.

Compatibility of States

States s_i and s_j are compatible, if and only if, for every possible input sequence applicable to them, the same output sequence is produced. Compatible states are denoted as $s_i \gamma s_j$.

Let's consider the three states below

$$s_1 = ab \varnothing ef$$

 $s_2 = a \varnothing f ef$
 $s_3 = a c f e f$

There exists two compatible classes s_1, s_2 and s_2, s_3 in this example.

State Compatibility and Reduction of Incompletely Specified State Tables

State Compatibility Conditions

The necessary and sufficient conditions for two states in a state table to be compatible are: For all the inputs of those states

- Outputs should be the compatible
- Successing conditions should
 - be explicitly or implicitly compatible
 - not have any outputs that doesn't conform compatiblity

State Compatibility and Reduction of Incompletely Specified State Tables

State reduction using a complete cover may yield to a non-optimal result. In order to achieve optimal state reduction minimal closed covers should be used.

Implied Compatible

Under input i, a set of states S implies another set of states R, if R is a set of next states for S. If S is a compatible, then R is called an implied compatible of S under input i.

Closed Cover

A set of compatibles is closed if for every compatible contained in the set, all its implied compatibles are also contained in the same set.

State reduction using a complete cover may yield to a non-optimal result. In order to achieve optimal state reduction minimal closed covers should be used.

Minimal Closed Cover

A set of k compatibles forming the set $\mathbb S$ is called a minimal closed cover if and only if $\mathbb S$ satisfies

- $lue{1}$ Covering condition: $\mathbb S$ covers the machine $\mathbb M$
- 2 Closure condition: S is closed
- 3 Minimal condition: A set of k-1 or less compatibles does not satisfy both covering condition and closure condition.

Example

Let's consider the following incomplete state table:

	I_1	I_2	I_3	I_4
S_1	ı	ı	$S_5/1$	ı
S_2	-	$S_5/1$	$S_4/-$	-
S_3	$S_3/0$	$S_2/1$	-	$S_1/0$
S_4	$S_3/0$	$S_1/1$	$S_4/0$	-
S_5	$S_4/0$	-/1	$S_3/-$	$S_4/-$


and its corresponding dependency table

	S_1	S_2	S_3	S_4
S_2	$S_4 - S_5$			
S_3	0	$S_2 - S_5$		
S_4	Χ	$S_1 - S_5 X$	$S_1 - S_2$	
S_5	$S_3 - S_5 X$	$S_3 - S_4$	$S_3 - S_4, S_1 - S_4 X$	$S_3 - S_4$

Example

Let's build the relation graph of the state compatibilities. We label edges as compatibility dependencies.

	S_1	S_2	S_3	S_4
S_2	$S_4 - S_5$			
S_3	0	$S_2 - S_5$		
S_4	X	$S_1 - S_5 X$	$S_1 - S_2$	
S_5	$S_3 - S_5 X$	$S_3 - S_4$	$S_3 - S_4, S_1 - S_4 X$	$S_3 - S_4$




This machine's maximal compatibility class is

$$\{(S_1, S_2, S_3), (S_3, S_4), (S_2, S_5), (S_4, S_5)\}$$

Example

The relation graph points out a four state machine, it may be approportiate to examine dependency graph of the relation as well.



For the graph above, (S_1,S_2) , (S_3,S_4) and (S_4,S_5) forms a compatibility class having closure property and covering all the states of the system.

LState Compatibility and Reduction of Incompletely Specified State Tables

Example

At the end of the process we can build a new state table for the machine.

	I_1	I_2	I_3	I_4
S_1	1	-	$S_5/1$	1
S_2	-	$S_{5}/1$	$S_4/-$	-
S_3	$S_3/0$	$S_2/1$	-	$S_{1}/0$
S_4	$S_3/0$	$S_1/1$	$S_4/0$	-
S_5	$S_4/0$	-/1	$S_3/-$	$S_4/-$

A Mealy model reduced machine

		I_1	I_2	I_3	I_4
(S_1, S_2)	а	-	c/1	c/1	-
(S_3, S_4)	b	b/0	a/1	b,c/0	a/0
(S_4, S_5)	С	b/0	a/1	b/0	b,c/-

A Moore model machine

		I_1	I_2	I_3	I_4	0
u	(a/1)	-	Z	Z	-	1
٧	(a/0)	1	Z	Z	-	0
w	(b/0)	W	u	W	٧	0
Z	(c/1)	W	u	W	W	1