
ELE 222E INTRODUCTION TO ELECTRONICS (21604) Midterm Exam #2 16 April 2003 \$\mathbb{O}\$ 10.00-12.00 İnci ÇİLESİZ, PhD, Tolga KAYA, MSE SOLUTIONS


1. The amplifier shown below consists of two identical common-emitter amplifiers connected in cascade. Recall, that the input resistance of the second stage, R_{in2} , constitutes the load resistance of the first stage.



a. For V_{CC} = 15 V, R_1 = 100k, R_2 = 47k, R_E = 3k9, R_C = 6k8 and h_{FE} = 100, find the DC collector currents and DC collector voltages

Stage 1

of each transistor. (10 points)



Both stages can be simplified for DC analysis as we did in class. In the equivalent circuit shown


$$V_{BB} = \frac{R_2}{R_1 + R_2} V_{CC} \qquad \text{and} \qquad$$

 $R_{BB} = R_1 \parallel R_2$. With the values given, $R_{BB} = 32k$ and $V_{BB} = 4.8$ V for both stages. Using the stretch from +V_{BB} to ground, for the first stage

$$V_{BB1} - R_{BB1}I_{B1} - V_{BE1} - R_EI_{B1}(h_{FE1} + 1) = 0$$

$$\begin{split} I_{C1} &= h_{{\scriptscriptstyle FE1}} \frac{V_{{\scriptscriptstyle BB1}} - V_{{\scriptscriptstyle BE1}}}{R_{{\scriptscriptstyle BB}} + (1 + h_{{\scriptscriptstyle FE1}}) R_{{\scriptscriptstyle E}}} = 100 \frac{4,8V - 0,6V}{32k + 101 \cdot 3k9} \cong 1 mA \,. \text{ Note that, the second stage} \\ &\text{is identical for DC biasing conditions. Thus } I_{C1} = I_{C2} = I_{C} \cong 1 mA \, \text{ and also} \\ V_{C1} &= V_{C2} = V_{CC} - R_{C} I_{C} = 8,2V \, \text{ and } r_{e1} = r_{e2} = \frac{V_{T}}{I_{C}} = 25\Omega \,. \end{split}$$

b. Find R_{in1} and v_{b1}/v_s for $R_s = 5k$. (5 points)




preferred!


c. Find R_{in2} and v_{b2}/v_{b1} . (10 points)

When a small (AC) signal is applied, the emitter is shorted to ground. We now see that $R_{in2} = R_{BB} \parallel r_{i2}$ where $r_{i2} = h_{fe}r_{e2} = 2k5$ $\rightarrow R_{in2} = 2k3$. For common emitter amp:

$$\frac{v_{b2}}{v_{b1}} = -\frac{R_C'}{R_e + r_{e1}} = -\frac{R_{in2} \parallel R_C}{R_E + r_{e1}} = -0,44$$
, or as



$$\frac{v_{b1}}{v_s} = \frac{R_{in1}}{R_{in1} + R_S} = 0.86 < 1, \text{high}$$
 as



expressed differently, $\left| \frac{v_{b2}}{v_{b1}} \right| = 0,44 < 1$, gain is less than 1, something you did not

anticipate when you started working on this problem. Do you see the effect of the presence of the "AC resistor" in the emitter? Without it the gain of this first stage would have been $\frac{v_{b2}}{v_{b1}} = -\frac{R_C^{'}}{R_e + r_{e1}} = -\frac{R_{in2} \parallel R_C}{r_{e1}} = -68,7$.


d. Find v_o/v_{b2} for $R_L = 2k$. (10 points)

For common emitter amplifier: $\frac{v_o}{v_{b2}} = -\frac{R_C^{'}}{R_e + r_{e2}} = -\frac{R_L \parallel R_C}{r_{e2}} \cong -62$

e. Find the overall voltage gain $v_{\text{o}}/v_{\text{s}}$. (5 points)

$$\frac{v_o}{v_S} = \frac{v_o}{v_{b2}} \cdot \frac{v_{b2}}{v_{b1}} \cdot \frac{v_{b1}}{v_S} = 0.86 \cdot (-0.44) \cdot (-62) = 23.46 V / V$$

2. For each of the circuits shown in (left), (middle), and (right) find the labeled node voltages. For all NMOS transistors $V_t = 2V$, $\mu_n C_{ox}(W/L) = 0.5$ mA/ V^2 , and $\Lambda = 0$. (30 points)




In the first two MOSFETs gate and drain are shorted, no current flows into the gate and the MOSFETs operate in saturation mode, $I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_t)^2$ with $V_{GS} = V_{DS} = V_D$. We also have to make sure that $V_{GS} - V_t = V_{DS} - V_t \ge 0 \Leftrightarrow V_D \ge V_t$.

<u>Left:</u> $10\mu A = 0.25mA/V^2(V_{DS} - 2V)^2 \rightarrow V_{1.1} = V_{DS1} = 2.02 \text{ V}; V_{1.2} = V_{DS2} = 1.98 \text{ V}.$ For $V_{GS} - V_t \ge 0$ to be valid, $V_1 = 2.02 \text{ V}.$

<u>Right:</u> This one is a bit complicated, because we cannot say for sure whether it operates in saturation. $V_G = 0$, $V_{GS} = -V_3$ and $I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (-V_3 - 2V)^2 = \frac{V_3 - (-5V)}{100k}$. Solution of the second order equation $25V_3^2 + 99V_3 + 95 = 0$ yields $V_{3.1} = -1,63$ V; $V_{3.2} = -2,33$ V. Using $V_{GS} = -V_3$, $V_{GS1} = 1,63$ V and $V_{GS2} = 2,33$ V. For $V_{GS} - V_t \ge 0$ to be valid, i.e., for operation in saturation, $V_3 = 2,33$ V!


3. The NMOS transistor below has the following parameters, $|V_{\uparrow}|$ = 0,9 V, V_A = 50 V and operates with V_D = 2 V. What is the voltage gain v_o/v_i ? What do V_D and the gain become for I increased to 1 mA? (30 points)



IMPORTANT HINT: In this specific design, no current flows over R_G.

Since the DC gate current is zero, there will be no DC voltage drop across R_G , thus $V_{GS} = V_{DS} = V_D$. Substitution of the given values above and $\lambda = \frac{1}{V_A} = 0.02 V^{-1}$ in $I_D = \frac{k_B^{'}}{2} \frac{W}{L} (V_{GS} - V_t)^2 (1 + \lambda V_{DS}) = \frac{\beta}{2} (V_{DS} - V_t)^2 (1 + \lambda V_{DS})$ we obtain $\beta \cong 0.8 mA/V^2$. Since channel length modulation effect, $(1 + \lambda V_{DS}) = 1.04 \approx 1$, can be neglected, $g_m \approx \sqrt{2\beta I_D} = \sqrt{2\beta \frac{\beta}{2} (V_{DS} - V_t)^2} = \beta (V_{DS} - V_t) = 0.87 mA/V$.

For small signals the equivalent circuit is:



Since R_G is very large, the small signal current through R_G is negligible as given in the HINT. The current though R_G is negligible because it is much smaller than the controlled current source $g_m v_{GS}$. We find $r_o = \frac{V_A}{I_B} = 100k$

$$v_o = -g_m v_{GS}(r_o \parallel R_L) = -g_m v_i(r_o \parallel R_L)$$
. Therefore, $\frac{v_o}{v_i} = -g_m(r_o \parallel R_L) = -7.9V/V$

Neglecting channel length modulation effect, $I_D = \frac{\beta}{2} (V_D - V_t)^2$. For $I_D = 500 \, \mu A$, we find $V_D = 2,48 \, V$ and $r_o = \frac{V_A}{I_D} = 50k$ Therefore, $\frac{v_o}{v_i} = -g_m(r_o \parallel R_L) = -10,5V/V$