Arithmetic / Logic Unit -ALU Design

Dr. Arjan Durresi Louisiana State University Baton Rouge, LA 70810 Durresi@Csc.LSU.Edu

These slides are available at:

http://www.csc.lsu.edu/~durresi/CSC3501_07/

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 1


CSC3501 S07



- □ 1-Bit ALU
- □ Full Adder
- 32-Bit ALU

Different Implementations

- Not easy to decide the "best" way to build something
 - o Don't want too many inputs to a single gate
 - o Don't want to have to go through too many gates
 - o for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 3


CSC3501 S07

32-bit ALU



- Our ALU should be able to perform functions:
 - logical and function
 - logical or function
 - o arithmetic add function
 - arithmetic subtract function
 - o arithmetic slt (set-less-then) function
 - o logical nor function
- ALU control lines define a function to be performed on A and B.

A 1-Bit ALU




 $\hfill\Box$ The 1-bit logical unit for AND and OR

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 5

CSC3501 S07






Inputs			Outputs		
а	b	Carryln	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	$1 + 1 + 1 = 11_{two}$

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 6

A Full Adder

Inputs						
a	ь	Carryin				
0	1	1				
1	0	1				
1	1	0				
1	1	1				




- □ CarryOut=(b*CarryIn)+(a*CarryIn)+(a*b)+(a*b*CarryIn)
- CarryOut=(b*CarryIn)+(a*CarryIn)+(a*b)

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 7

CSC3501 S07


A Full Adder



 \square Sum= $(a \cdot b \cdot \overline{CarryIn})+(a \cdot b \cdot \overline{CarryIn})+(a \cdot b \cdot CarryIn)+(a \cdot b \cdot CarryIn)$

Functioning of 32-bit ALU

	ALU Control lines				
Function	Ainvert	Binvert	Operation		
and	0	0	00		
or	0	0	01		
add	0	0	10		
subtract	0	1	10		
slt	0	1	11		
nor	1	1	00		




- Result lines provide result of the chosen function applied to values of A and B Since this ALU operates on 32-bit operands, it is called 32-bit ALU
- Zero output indicates if all Result lines have value 0
- Overflow indicates a sign integer overflow of add and subtract functions; for unsigned integers, this overflow indicator does not provide any useful information
- Carry out indicates carry out and unsigned integer overflow

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 9


CSC3501 S07


Designing 32-bit ALU: Beginning




Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 10









7- Arithmetic / Logic Unit – ALU Design - 14

Louisiana State University






2's Complement Overflow 1-bit ALU for the most significant bit 2's complement overflow happens: • if sum of two positive numbers results in a negative number of two negative numbers results in a positive number overflow Other 1-bit ALUs, i.e. non-most significant bit ALUs, are not affected.

7- Arithmetic / Logic Unit – ALU Design - 17

Louisiana State University



Set Less Than (slt) Function

slt function is defined as:

$$A \, \, \text{slt} \, B = \, \left\{ \begin{array}{l} 000 \, \dots \, 001 \quad \text{if } A \leq B, \, \text{i.e. if } A - B \leq 0 \\ \\ 000 \, \dots \, 000 \quad \text{if } A \geq B, \, \text{i.e. if } A - B \geq 0 \end{array} \right.$$


- Thus each 1-bit ALU should have an additional input (called "Less"), that will provide results for slt function. This input has value 0 for all but 1-bit ALU for the least significant bit.
- For the least significant bit Less value should be sign of A B

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 19

CSC3501 S07

32-bit ALU With 5 Functions




Louisiana State University 7- **Arithmetic / Logic Unit – ALU Design -** 20

Zero

- \Box $A B = 0 \Rightarrow A = B$
- To test fore Zero:
- □ Zero = (Result31+Result30+ . . . Result2+ Result1+ Result0)

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 21



Faster Addition: Carry Lookahead

- The key to speeding up addition is determining the carry in to the high-order bits sooner.
- Fast Carry Using "Infinite" Hardware
 - o CarryIn2 = (b1 CarryIn1)+(a1 CarryIn1)+ (a1 b1)
 - CarryIn1=(b0·CarryIn0)+(a0·CarryIn0)+ (a0·b0)And
 - C2=(a1 · a0 · b0)+(a1 · a0 · c0)+(a1 · b0 · c0) + +(b1 · a0 · b0)+(b1 · a0 · c0)+(b1 · b0 · c0)+(a1 · b1)

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 23

CSC3501 S07

Carry-lookahead Adder

- ci+1 = (bi ci) + (ai ci) + (ai bi) == (ai bi) + (ai bi) ci
- Generate (gi) and propagate (pi)
 - o q*i = ai* · b*i*
 - p*i = ai* + b*i*
- \Box $ci+1=qi+pi\cdot ci$
- □ If gi = 1. That is, the adder generates a CarryOut (ci+1) independent of the value of CarryIn (ci)
 - \circ c*i+1* = q*i* + p*i* · c*i* = 1
- □ If gi = 0 and pi = 1
 - $ci+1 = gi + pi \cdot ci = 0 + 1 \cdot ci = ci$
- □ The adder propagates CarryIn to a CarryOut.
- CarryIni+1 is a 1 if either gi is 1 or both pi is 1 and CarryIni is 1.

Carry-lookahead Adder

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$


Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 25

CSC3501 S07

Carry-lookahead Adder

A plumbing analogy for carry lookahead for 1 bit, 2 bits, and 4 bits using water pipes and valves.



Fast Carry Using the Second Level of Abstraction

- □ To go faster, we'll need carry lookahead at a higher level.
- □ For the four 4-bit adder blocks:

```
\begin{array}{lll} P0 &= p3 \cdot p2 \cdot p1 \cdot p0 \\ P1 &= p7 \cdot p6 \cdot p5 \cdot p4 \\ P2 &= p11 \cdot p10 \cdot p9 \cdot p8 \\ P3 &= p15 \cdot p14 \cdot p13 \cdot p12 \end{array}
```

□ That is, the "super" propagate signal for the 4-bit abstraction (P/) is true only if each of the bits in the group will propagate a carry.

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 27

CSC3501 S07

Fast Carry Using the Second Level of Abstraction


- For the "super" generate signal (Gi), we care only if there is a carry out of the most significant bit of the 4-bit group.
- This obviously occurs if generate is true for that most significant bit; it also occurs if an earlier generate is true and all the intermediate propagates, including that of the most significant bit, are also true:

```
G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)
G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)
G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)
G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)
```

Fast Carry Using the Second Level of Abstraction

```
\begin{array}{ll} C1 &= G0 + (P0 \cdot c0) \\ \\ C2 &= G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0) \\ \\ C3 &= G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0) \\ \\ C4 &= G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) \\ \\ &+ (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0) \end{array}
```

- A plumbing analogy for the nextlevel carry-lookahead signals PO and GO.
- PO is open only if all four propagates (pi) are open, while water flows in GO only if at least one generate (g/) is open and all the propagates downstream from that generate are open.




Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 29

CSC3501 S07

Example: Speed of Ripple Carry versus Carry Lookahead

- Time is estimated by simply counting the number of gates along the path through a piece of logic. Compare the number of gate delays for paths of two 16-bit adders, one using ripple carry and one using two-level carry lookahead.
- \Box the carry out signal takes two gate delays per bit. Then the number of gate delays between a carry in to the least significant bit and the carry out of the most significant is $16 \times 2 = 32$.





Example

□ For carry lookahead, the carry out of the most significant bit is just C4, defined in the example. It takes two levels of logic to specify C4 in terms of Pi and Gi (the OR of several AND terms). Pi is specified in one level of logic (AND) using pi, and Gi is specified in two levels using pi and gi, so the worst case for this next level of abstraction is two levels of logic. pi and gi are each one level of logic, defined in terms of ai and bi. If we assume one gate delay for each level of logic in these equations, the worst case is 2 + 2 + 1 = 5 gate delays.

Louisiana State University 7- Arithmetic / Logic Unit – ALU Design - 31

CSC3501 S07





32-bit ALU Elaboration

- We have now accounted for all but one of the arithmetic and logic functions for the core MIPS instruction set. 32-bit ALU with 6 functions omits support for shift instructions.
- It would be possible to widen 1-bit ALU multiplexer to include 1-bit shift left and/or 1-bit shift right.
- Hardware designers created the circuit called a barrel shifter, which can shift from 1 to 31 bits in no more time than it takes to add two 32-bit numbers. Thus, shifting is normally done outside the ALU.



- □ 1-Bit ALU
- Full Adder
- 32-Bit ALU

Louisiana State University

7- Arithmetic / Logic Unit – ALU Design - 35