CENTRAL PROCESSING UNIT

- Introduction
- · General Register Organization
- Stack Organization
- Instruction Formats
- Addressing Modes
- · Data Transfer and Manipulation
- Program Control
- Reduced Instruction Set Computer

Computer Organization

Computer Architectures Lab

Central Processing Unit

3

REGISTERS

- In Basic Computer, there is only one general purpose register, the Accumulator (AC)
- In modern CPUs, there are many general purpose registers
- · It is advantageous to have many registers
 - Transfer between registers within the processor are relatively fast
 - Going "off the processor" to access memory is much slower
- · How many registers will be the best ?

Computer Organization Computer Architectures Lab

Central Processing Unit

2

troduction


MAJOR COMPONENTS OF CPU

- Storage Components
 Registers
 - Flags
- Execution (Processing) Components

Arithmetic Logic Unit(ALU)

Arithmetic calculations, Logical computations, Shifts/Rotates

- Transfer Components
 Bus
- Control Components
 Control Unit




Computer Organization


Computer Architectures Lab


Central Processing Unit


General Register Organization




Computer Organization







Computer Organization Computer Architectures Lab



Computer Organization

9


Stack Organization

REVERSE POLISH NOTATION

- Arithmetic Expressions: A + B
 - A + B Infix notation
 - + A B Prefix or Polish notation
 - A B + Postfix or reverse Polish notation
 - The reverse Polish notation is very suitable for stack manipulation
- Evaluation of Arithmetic Expressions

Any arithmetic expression can be expressed in parenthesis-free Polish notation, including reverse Polish notation

 $(3*4)+(5*6) \Rightarrow 34*56*+$



Computer Organization

Computer Architectures Lab

Central Processing Unit

11

Instruction Format

INSTRUCTION FORMAT

- Instruction Fields
 - OP-code field specifies the operation to be performed
 - Address field designates memory address(es) or a processor register(s)
 - Mode field determines how the address field is to be interpreted (to get effective address or the operand)
- The number of address fields in the instruction format depends on the internal organization of CPU
- The three most common CPU organizations:

Single accumulator organization:

ADD X /* AC ← AC + M[X] */
General register organization:

ADD R1, R2, R3 /* R1 ← R2 + R3 */

ADD R1, R2 /* R1 ← R1 + R2 */

MOV R1, R2 /* R1 ← R2 + M[X] */

ADD R1, X /* R1 ← R1 + M[X] */

Stack organization:

PUSH X /* TOS ← M[X] */

ADD

Computer Organization Computer Architectures Lab

Central Processing Unit

PROCESSOR ORGANIZATION

- In general, most processors are organized in one of 3 ways
 - Single register (Accumulator) organization
 - » Basic Computer is a good example
 - » Accumulator is the only general purpose register
 - General register organization
 - » Used by most modern computer processors
 - » Any of the registers can be used as the source or destination for computer operations
 - Stack organization
 - » All operations are done using the hardware stack
 - » For example, an OR instruction will pop the two top elements from the stack, do a logical OR on them, and push the result on the stack

Computer Organization

Computer Architectures Lab

Central Processing Unit

12

Instruction Format

THREE. AND TWO-ADDRESS INSTRUCTIONS

· Three-Address Instructions

- Results in short programs
- Instruction becomes long (many bits)
- Two-Address Instructions

Program to evaluate X = (A + B) * (C + D):

Computer Organization

1

Instruction Format

ONE. AND ZERO-ADDRESS INSTRUCTIONS

· One-Address Instructions

- Use an implied AC register for all data manipulation
- Program to evaluate X = (A + B) * (C + D):

LOAD	Α	/* AC ← M[A] */
ADD	В	/* AC ← AC + M[B] */
STORE	Т	/* M[T] ← AC */
LOAD	С	/* AC ← M[C] */
ADD	D	/* AC ← AC + M[D] */
MUL	Т	/* AC ← AC * M[T] */
STORE	Х	/* M[X] ← AC - */

Zero-Address Instructions

- Can be found in a stack-organized computer
- Program to evaluate X = (A + B) * (C + D) :

PUSH	Α	/* TOS ← A	*/
PUSH	В	/* TOS ← B	*/
ADD		/* TOS ← (A + B)	*/
PUSH	С	/* TOS ← C	*/
PUSH	D	/* TOS ← D	*/
ADD		/* TOS ← (C + D)	*/

Computer Organizațion X

/* TOS ← (C + D) * (A + B) */
/* MIX1 ← TOS */ Computer Architectures Lab

Central Processing Unit

15

Addressing Modes

TYPES OF ADDRESSING MODES

Implied Mode

Address of the operands are specified implicitly in the definition of the instruction

- No need to specify address in the instruction
- EA = AC, or EA = Stack[SP]
- Examples from Basic Computer CLA. CME. INP

Immediate Mode

Instead of specifying the address of the operand, operand itself is specified

- No need to specify address in the instruction
- However, operand itself needs to be specified
- Sometimes, require more bits than the address
- Fast to acquire an operand

Computer Architectures Lab

Central Processing Unit 14

ADDRESSING MODES

Addressing Modes

- * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually referenced)
- * Variety of addressing modes
 - to give programming flexibility to the user
 - to use the bits in the address field of the instruction efficiently

Computer Organization

Computer Architectures Lab

Addressing Modes

Central Processing Unit

16

Addressing Modes

TYPES OF ADDRESSING MODES

· Register Mode

Address specified in the instruction is the register address

- Designated operand need to be in a register
- Shorter address than the memory address
- Saving address field in the instruction
- Faster to acquire an operand than the memory addressing
- EA = IR(R) (IR(R): Register field of IR)

· Register Indirect Mode

Instruction specifies a register which contains the memory address of the operand

- Saving instruction bits since register address
- is shorter than the memory address
- Slower to acquire an operand than both the
- register addressing or memory addressing
- EA = [IR(R)] ([x]: Content of x)

Autoincrement or Autodecrement Mode

 When the address in the register is used to access memory, the value in the register is incremented or decremented by 1 automatically

automaticali

Computer Organization

Computer Architectures Lab

Computer Organization

TYPES OF ADDRESSING MODES

Direct Address Mode

Instruction specifies the memory address which can be used directly to access the memory

- Faster than the other memory addressing modes
- Too many bits are needed to specify the address for a large physical memory space
- EA = IR(addr) (IR(addr): address field of IR)

Indirect Addressing Mode

The address field of an instruction specifies the address of a memory location that contains the address of the operand

- When the abbreviated address is used large physical memory can be addressed with a relatively small number of bits
- Slow to acquire an operand because of an additional memory access
- EA = M[IR(address)]

Computer Organization

Autodecrement

Computer Architectures Lab

Central Processing Unit Addressing Modes ADDRESSING MODES - EXAMPLES -Address Memory 200 Load to AC Mode PC = 200 201 Address = 500 202 Next instruction R1 = 400 399 450 XR = 100 400 700 AC. 500 800 600 900 Addressing Effective Content 702 325 Address of AC 800 500 300 Direct address 500 Immediate operand Indirect address 800 /* AC ← ((500)) Relative address 702 * AC ← (PC+500) 325 900 400 Indexed address /* AC ← (RX+500) */ Register /* AC ← R1 Register indirect 700 /* AC ← (R1) Autoincrement 400 /* AC ← (R1)+ 700

Computer Organization Computer Architectures Lab

TYPES OF ADDRESSING MODES

Relative Addressing Modes

Central Processing Unit

The Address fields of an instruction specifies the part of the address (abbreviated address) which can be used along with a designated register to calculate the address of the operand

- Address field of the instruction is short
- Large physical memory can be accessed with a small number of address bits
- EA = f(IR(address), R), R is sometimes implied

3 different Relative Addressing Modes depending on R;

- * PC Relative Addressing Mode (R = PC)
 - EA = PC + IR(address)
- * Indexed Addressing Mode (R = IX, where IX: Index Register)
 EA = IX + IR(address)
- * Base Register Addressing Mode

(R = BAR, where BAR: Base Address Register)

- EA = BAR + IR(address)

Computer Organization

Computer Architectures Lab

Central Processing Unit

20

Data Transfer and Manipulation

DATA TRANSFER INSTRUCTIONS

Typical Data Transfer Instructions

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP

Data Transfer Instructions with Different Addressing Modes

	Mode	Assembly Convention	Register Transfer
Dir	ect address	LD ADR	$AC \leftarrow M[ADR]$
Ind	irect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Rel	ative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Imr	nediate operand	LD #NBR	AC ← NBR
Ind	ex addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Reg	gister	LD R1	AC ← R1
Re	gister indirect	LD (R1)	$AC \leftarrow M[R1]$
Au	toincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$
Au	todecrement	LD -(R1)	$R1 \leftarrow R1 - 1$, $AC \leftarrow M[R1]$

Computer Organization

DATA MANIPULATION INSTRUCTIONS

- Three Basic Types: Arithmetic instructions
 Logical and bit manipulation instructions
 Shift instructions
- Arithmetic Instructions

U	ic instructions					
	Name	Mnemonic				
	Increment	INC				
	Decrement	DEC				
	Add	ADD				
	Subtract	SUB				
	Multiply	MUL				
	Divide	DIV				
	Add with Carry	ADDC				
	Subtract with Borrow	SUBB				
	Negate(2's Complement)	NEG				

Logical and Bit Manipulation Instructions

9.04.4	ap.aa
Name	Mnemonic
Clear	CLR
Complement	COM
AND [°]	AND
OR	OR
Exclusive-OR	XOR
Clear carry	CLRC
Set carry	SETC
Complement carr	y COMC
Enable interrupt	EI
Disable interrupt	DI

Shift Instructions

Name	Mnemonic
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right thru carry	RORC
Rotate left thru carry	ROLC

Computer Organization

Computer Architectures Lab

Central Processing Unit 23 Program Control
PROGRAM CONTROL INSTRUCTIONS

PC Ac

In-Line Sequencing (Next instruction is fetched from the next adjacent location in the memory)

Address from other source; Current Instruction, Stack, etc; Branch, Conditional Branch, Subroutine, etc

Program Control Instructions

Name	Mnemonic
Branch	BR
Jump	JMP
Skip	SKP
Cali	CALL
Return	RTN
Compare(by -)	CMP
Compare(by –) Test(by AND)	TST


* CMP and TST instructions do not retain their results of operations (– and AND, respectively). They only set or clear certain Flags.

Computer Organization Computer Architectures Lab

FLAG, PROCESSOR STATUS WORD

- In Basic Computer, the processor had several (status) flags 1 bit value that indicated various information about the processor's state – E, FGI, FGO, I, IEN, R
- In some processors, flags like these are often combined into a register – the processor status register (PSR); sometimes called a processor status word (PSW)
- · Common flags in PSW are
 - C (Carry): Set to 1 if the carry out of the ALU is 1
 - S (Sign): The MSB bit of the ALU's output
 - Z (Zero): Set to 1 if the ALU's output is all 0's
 - V (Overflow): Set to 1 if there is an overflow

Mnemonic Branch condition



Computer Organization

Central Processing Unit

Computer Architectures Lab

Central Processing Unit

24

Program Contro

CONDITIONAL BRANCH INSTRUCTIONS

Tested condition

BZ Branch if zero Z = 1 BNZ Branch if not zero Z = 0 BC Branch if not zero Z = 0 BC Branch if for zery C = 1 BNC Branch if if no carry C = 0 BP Branch if plus S = 0 BM Branch if finius S = 1 BV Branch if finius S = 1 BV Branch if overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BNE Branch if lower or equal A ≤ B BNE Branch if lower or equal A ≤ B BNE Branch if lower or equal A ≤ B BNE Branch if jegater than A > B BGE Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLE Branch if less or equal A ≥ B BLE Branch if less or equal A ≥ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B BLE Branch if less or equal A ≤ B			
BC Branch if carry C = 1 BNC Branch if no carry C = 0 BP Branch if plus S = 0 BM Branch if minus S = 1 BV Branch if minus S = 1 BV Branch if overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BSE Branch if ot equal A = B BNE Branch if in the equal A ≥ B BNE Branch if in the equal A ≥ B BNE Branch if in the equal A ≥ B BNE Branch if greater than A > B BGE Branch if greater or equal A ≤ B BLT Branch if less than A < B BLE Branch if less than A < B BLE Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if greater or equal A ≤ B BLE Branch if gleas or equal A ≤ B BE Branch if gleas or equal A ≤ B BE Branch if gleas or equal A ≤ B BE Branch if gleas or equal A ≤ B BE Branch if equal A = B	BZ	Branch if zero	Z = 1
BNC		Branch if not zero	
BP Branch if plus S = 0 BM Branch if minus S = 1 BV Branch if minus V = 1 BV Branch if no overflow V = 1 BV Branch if no overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower A < B BLO Branch if lower or equal A ≥ B BE Branch if equal A = B BNE Branch if equal A > B BNE Branch if greater than A > B BGT Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if equal A = B	BC	Branch if carry	C = 1
BM Branch if minus S = 1 BV Branch if overflow V = 0 BV Branch if no overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher or equal A ≥ B BLO Branch if lower A < B BLO Branch if lower A ≤ B BLO Branch if greater than A ≥ B BC Branch if greater than A ≥ B BC Branch if greater or equal A ≥ B BLT Branch if less than A < B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if legual A = B	BNC	Branch if no carry	C = 0
BV Branch if overflow V = 1 BNV Branch if no overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower A < B BLO Branch if lower A < B BLO Branch if lower or equal A ≤ B BE Branch if fougul A = B BNE Branch if not equal A ≥ B BNE Branch if greater than A > B BNE Branch if greater or equal A ≥ B BNE Branch if greater or equal A ≥ B BNE Branch if greater or equal A ≥ B BNE Branch if greater or equal A ≥ B BNE Branch if less or equal A ≤ B BNE Branch if less or equal A ≤ B BNE Branch if less or equal A ≤ B BNE Branch if less or equal A ≤ B BNE Branch if equal A ≤ B	BP		S = 0
BNV Branch if no overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BE Branch if equal A = B BNE Branch if in equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if equal A = B	BM	Branch if minus	S = 1
Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower A < B BLOE Branch if lower A < B BLOE Branch if lower or equal A ≤ B BE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B	BV	Branch if overflow	V = 1
BHI Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower A < B BLOE Branch if lower A < B BLOE Branch if lower or equal A ≤ B BE Branch if equal A ≤ B BNE Branch if equal A ≥ B BNE Branch if not equal A ≥ B BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if equal A ≤ B BE Branch if equal A ≤ B	BNV	Branch if no overflow	V = 0
BHE Branch if higher or equal A≥B BLO Branch if lower A < B BLOE Branch if lower or equal A ≤ B BE Branch if lower or equal A = B BNE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if equal A = B	Uns	igned compare conditions (A	(- B)
BLO Branch if lower BLOE Branch if lower or equal BE Branch if equal BE Branch if equal A = B BNE Branch if equal A = B BNE Branch if not equal A ≥ B BGT Branch if greater than BGT Branch if greater than BLT Branch if less than BLE Branch if less or equal BE Branch if less or equal A ≥ B BE Branch if equal A = B	BHI	Branch if higher	A > B
BLOE Branch if lower or equal A ≤ B BE Branch if not equal A ≠ B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A ≥ B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if equal A ≤ B BE Branch if equal A = B	BHE	Branch if higher or equal	A≥B
BE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A · B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if less or equal A ≤ B BE Branch if equal A = B	BLO	Branch if lower	A < B
BNE Branch if not equal A≠B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A≥B BLT Branch if less than A < B BLE Branch if less or equal A≤B BE Branch if less or equal A≤B BE Branch if equal A = B	BLOE	Branch if lower or equal	A≤B
Signed compare conditions (A · B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if equal A = B	BE	Branch if equal	A = B
BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if equal A = B	BNE	Branch if not equal	A≠B
BGE Branch if greater or equal A≥B BLT Branch if less than A < B BLE Branch if less or equal A≤B BE Branch if equal A = B	Sigr	ned compare conditions (A -	B)
BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE Branch if equal A = B	BGT	Branch if greater than	A > B
BLE Branch if less or equal A ≤ B BE Branch if equal A = B	BGE	Branch if greater or equal	A≥B
BE Branch if equal A = B	BLT	Branch if less than	A < B
	BLE	Branch if less or equal	A≤B
BNE Branch if not equal A ≠ B	BE	Branch if equal	A = B
	BNE	Branch if not equal	A≠B

Computer Organization

Program Control

SUBROUTINE CALL AND RETURN

Subroutine Call

Call subroutine Jump to subroutine Branch to subroutine Branch and save return address

- · Two Most Important Operations are Implied;
 - * Branch to the beginning of the Subroutine - Same as the Branch or Conditional Branch
 - * Save the Return Address to get the address of the location in the Calling Program upon exit from the Subroutine
- Locations for storing Return Address
 - Fixed Location in the subroutine (Memory)
 - Fixed Location in memory
 - In a processor Register
 - · In memory stack
 - most efficient way

CALL SP ← SP - 1 $M[SP] \leftarrow PC$ PC ← EA RTN PC ← MISP1

SP ← SP + 1

Computer Organization

Computer Architectures Lab

Central Processing Unit Program Control INTERRUPT PROCEDURE

Interrupt Procedure and Subroutine Call

- The interrupt is usually initiated by an internal or an external signal rather than from the execution of an instruction (except for the software interrupt)
- The address of the interrupt service program is determined by the hardware rather than from the address field of an instruction
- An interrupt procedure usually stores all the information necessary to define the state of CPU rather than storing only the PC.

The state of the CPU is determined from; Content of the PC Content of all processor registers Content of status bits Many ways of saving the CPU state

depending on the CPU architectures

Computer Organization Computer Architectures Lab Central Processing Unit

Program Control

PROGRAM INTERRUPT

Types of Interrupts

External interrupts

External Interrupts initiated from the outside of CPU and Memory

- I/O Device → Data transfer request or Data transfer complete
- Timing Device → Timeout
- Power Failure
- Operator

Internal interrupts (traps)

Internal Interrupts are caused by the currently running program

- Register, Stack Overflow
- Divide by zero
- OP-code Violation
- Protection Violation

Software Interrupts

Both External and Internal Interrupts are initiated by the computer HW. Software Interrupts are initiated by the executing an instruction.

- Supervisor Call → Switching from a user mode to the supervisor mode
 - → Allows to execute a certain class of operations

which are not allowed in the user mode

Computer Organization

Computer Architectures Lab


Central Processing Unit

RIS

RISC: Historical Background

IBM System/360, 1964

- The real beginning of modern computer architecture
- Distinction between Architecture and Implementation
- Architecture: The abstract structure of a computer seen by an assembly-language programmer



- Continuing growth in semiconductor memory and microprogramming
 - ⇒ A much richer and complicated instruction sets
 - ⇒ CISC(Complex Instruction Set Computer)

Computer Organization

2

ARGUMENTS ADVANCED AT THAT TIME

- · Richer instruction sets would simplify compilers
- Richer instruction sets would alleviate the software crisis
- move as much functions to the hardware as possible
- · Richer instruction sets would improve architecture quality

Computer Organization

Computer Architectures Lab

Central Processing Unit

31

RISC

COMPARISONS OF EXECUTION MODELS

A ← B + C Data: 32-bit

· Register-to-register

8	4		1	16
Load	rB		ı	3
Load	rC		(3
Add	rA	rB	rC	
Store	rA			4

I = 104b; D = 96b; M = 200b

Memory-to-register

Load	В
Add	С
Store	Α

I = 72b; D = 96b; M = 168b

Memory-to-memory

	8 -	16	16	16
	Add	В	С	Α
I = 56b; D = 96b; M = 152b				

Computer Organization

Computer Architectures Lab

Central Processing Unit

30

ISC

ARCHITECTURE DESIGN PRINCIPLES - IN 70's -

- Large microprograms would add little or nothing to the cost of the machine
- ← Rapid growth of memory technology
 - ⇒ Large General Purpose Instruction Set
- · Microprogram is much faster than the machine instructions
 - ← Microprogram memory is much faster than main memory
 - ⇒ Moving the software functions into
 - microprogram for the high performance machines
- · Execution speed is proportional to the program size
 - ← Architectural techniques that led to small program
 - ⇒ High performance instruction set
- · Number of registers in CPU has limitations
 - ← Very costly
 - ⇒ Difficult to utilize them efficiently

Computer Organization

Computer Architectures Lab

Central Processing Unit

...

RISC

FOUR MODERN ARCHITECTURES IN 70's

	IBM 370/168	DEC VAX-11/780	Xerox Dorado	Intel iAPX-432
Year	1973	1978	1978	1982
# of instrs.	208	303	270	222
Control mem. size	420 Kb	480 Kb	136 Kb	420 Kb
Instr. size (bits)	16-48	16-456	8-24	6-321
Technology	ECL MSI	TTL MSI	ECL MSI	NMOS VLSI
Execution model	reg-mem mem-mem reg-reg	reg-mem mem-mem reg-reg	stack	stack mem-mem
Cache size	64 Kb	64 Kb	64 Kb	64 Kb

Computer Organization

- 3

COMPLEX INSTRUCTION SET COMPUTER

- These computers with many instructions and addressing modes came to be known as Complex Instruction Set Computers (CISC)
- One goal for CISC machines was to have a machine language instruction to match each high-level language statement type

Computer Organization

Computer Architectures Lab

Central Processing Unit

35

VARIABLE LENGTH INSTRUCTIONS

- For example, an instruction that only specifies register operands may only be two bytes in length
 - One byte to specify the instruction and addressing mode
 - One byte to specify the source and destination registers.
- An instruction that specifies memory addresses for operands may need five bytes
 - One byte to specify the instruction and addressing mode
 - Two bytes to specify each memory address
 - » Maybe more if there's a large amount of memory.
- Variable length instructions greatly complicate the fetch and decode problem for a processor
- The circuitry to recognize the various instructions and to properly fetch the required number of bytes for operands is very complex

Computer Organization Computer Architectures Lab

Central Processing Unit

VARIABLE LENGTH INSTRUCTIONS

- The large number of instructions and addressing modes led CISC machines to have variable length instruction formats
- The large number of instructions means a greater number of bits to specify them
- In order to manage this large number of opcodes efficiently, they were encoded with different lengths:
 - More frequently used instructions were encoded using short opcodes.
 - Less frequently used ones were assigned longer opcodes.
- Also, multiple operand instructions could specify different addressing modes for each operand
 - For example,
 - » Operand 1 could be a directly addressed register,
 - » Operand 2 could be an indirectly addressed memory location,
 - » Operand 3 (the destination) could be an indirectly addressed register.
- All of this led to the need to have different length instructions in different situations, depending on the opcode and operands used

Computer Organization

Computer Architectures Lab

Central Processing Unit

30

COMPLEX INSTRUCTION SET COMPUTER

- Another characteristic of CISC computers is that they have instructions that act directly on memory addresses
 - For example,
 - ADD L1. L2. L3

that takes the contents of M[L1] adds it to the contents of M[L2] and stores the result in location M[L3]

- An instruction like this takes three memory access cycles to execute
- · That makes for a potentially very long instruction execution cycle
- · The problems with CISC computers are
 - The complexity of the design may slow down the processor,
 - The complexity of the design may result in costly errors in the processor design and implementation,
 - Many of the instructions and addressing modes are used rarely, if ever

Computer Organization

SUMMARY: CRITICISMS ON CISC

High Performance General Purpose Instructions

- Complex Instruction
 - → Format, Length, Addressing Modes
 - Complicated instruction cycle control due to the complex decoding HW and decoding process
- Multiple memory cycle instructions
 - → Operations on memory data
 - → Multiple memory accesses/instruction
- Microprogrammed control is necessity
 - → Microprogram control storage takes substantial portion of CPU chip area
 - → Semantic Gap is large between machine instruction and microinstruction
- General purpose instruction set includes all the features required by individually different applications
 - → When any one application is running, all the features required by the other applications are extra burden to the application

Computer Organization

Computer Architectures Lab

Central Processing Unit

39

REDUCED INSTRUCTION SET COMPUTERS

- Since all but the load and store instructions use only registers for operands, only a few addressing modes are needed
- By having all instructions the same length, reading them in is easy and fast
- The fetch and decode stages are simple, looking much more like Mano's Basic Computer than a CISC machine
- The instruction and address formats are designed to be easy to decode
- Unlike the variable length CISC instructions, the opcode and register fields of RISC instructions can be decoded simultaneously
- The control logic of a RISC processor is designed to be simple and fast
- The control logic is simple because of the small number of instructions and the simple addressing modes
- The control logic is hardwired, rather than microprogrammed, because hardwired control is faster

Central Processing Unit

REDUCED INSTRUCTION SET COMPUTERS

- In the late '70s and early '80s there was a reaction to the shortcomings of the CISC style of processors
- Reduced Instruction Set Computers (RISC) were proposed as an alternative
- The underlying idea behind RISC processors is to simplify the instruction set and reduce instruction execution time
- · RISC processors often feature:
 - Few instructions
 - Few addressing modes
 - Only load and store instructions access memory
 - All other operations are done using on-processor registers
 - Fixed length instructions
 - Single cycle execution of instructions
 - The control unit is hardwired, not microprogrammed

Computer Organization

Computer Architectures Lab

Central Processing Unit

40

RISC

ARCHITECTURAL METRIC

 $A \leftarrow B + C$ $B \leftarrow A + C$ $D \leftarrow D - B$

Register-to-register (Reuse of operands)



Register-to-register (Compiler allocates operands in registers)

Add	rA	rB	rC	l = 60b
Add	rB	rA	rC	D = 0b
Sub	rD	rD	rB	M = 60k

Memory-to-memory

J	y-10-111	eniory			
	8	16	16	16	_ 1 1001
	Add	В	С	Α	I = 168b
Γ	Add	Α	С	В	D = 288b
[Sub	В	D	D	M = 456b

Computer Organization Computer Architectures Lab

Computer Organization

4

RISC

CHARACTERISTICS OF INITIAL RISC MACHINES

	IBM 801	RISC I	MIPS
Year	1980	1982	1983
Number of instructions	120	39	55
Control memory size	0	0	0
Instruction size (bits)	32	32	32
Technology	ECL MSI	NMOS VLSI	NMOS VLSI
Execution model	reg-reg	reg-reg	reg-reg

Computer Organization

Computer Architectures Lab

Central Processing Unit

43

REGISTERS

- By simplifying the instructions and addressing modes, there is space available on the chip or board of a RISC CPU for more circuits than with a CISC processor
- · This extra capacity is used to
 - Pipeline instruction execution to speed up instruction execution
 - Add a large number of registers to the CPU

Computer Organization Computer Architectures Lab

Central Processing Unit

42

RISC

COMPAR	ISON OF	- 11	NST	RU	C.	ΤIC	ON	SE	Ql	JEN	CE
		-		_	32	b men	nory p	ort		-	
$A \leftarrow B + C$			OP	DES	ST	so	UR1			SOUR2	
$A \leftarrow A + 1$	RISC 1		ADD	,	Α		rВ	register operand		rC	
$D \leftarrow D - B$			ADD	r	Α		rA	immed operand		1	
			SUB	r	D		rD	register operand		rB	
	VAX	(3	ADD operands)		gister peranc			egister C perand		egister A perand	
		(1	INC operands)		gister peranc		(2	SUB operands)		egister B perand	
			egister D operand								
	400										
	432	in	operands memory			В			T	C	
			C					A		D D	
		A D D	1 opera in mem					A		N C	
		N C	2 operan in memo				В			D	
			D		SUE			**********			

Computer Organization

Computer Architectures Lab

Central Processing Unit

44

PIPELINING

- A very important feature of many RISC processors is the ability to execute an instruction each clock cycle
- This may seem nonsensical, since it takes at least once clock cycle each to fetch, decode and execute an instruction.
- It is however possible, because of a technique known as pipelining
 - We'll study this in detail later
- Pipelining is the use of the processor to work on different phases of multiple instructions in parallel

Computer Organization

45

PIPELINING

- · For instance, at one time, a pipelined processor may be
 - Executing instruction i,
 - Decoding instruction i_{t+1}
 - Fetching instruction i_{t+2} from memory
- So, if we're running three instructions at once, and it takes an average instruction three cycles to run, the CPU is executing an average of an instruction a clock cycle
- · As we'll see when we cover it in depth, there are complications
 - For example, what happens to the pipeline when the processor branches
- However, pipelined execution is an integral part of all modern processors, and plays an important role

Computer Organization

Computer Architectures Lab

Central Processing Unit

47

RISC

UTILIZING RISC REGISTERS – REGISTER WINDOW

< Weighted Relative Dynamic Frequency of HLL Operations>

	Dyna Occurr		Mach Instru Weig	ction	Refe	mory erence ghted
	Pascal	С	Pascal	С	Pascal	С
ASSIGN	45	38	13	13	14	15
LOOP	5	3	42	32	33	26
CALL	15	12	31	33	44	45
IF	29	43	11	21	7	13
GOTO		3				
Other	6	1	3	1	1 2	1

⇒The procedure (function) call/return is the most time-consuming operations in typical HLL programs

Computer Organization Computer Architectures Lab

Central Processing Unit

REGISTERS

- By having a large number of general purpose registers, a processor can minimize the number of times it needs to access memory to load or store a value
- This results in a significant speed up, since memory accesses are much slower than register accesses
- Register accesses are fast, since they just use the bus on the CPU itself, and any transfer can be done in one clock cycle
- To go off-processor to memory requires using the much slower memory (or system) bus
- It may take many clock cycles to read or write to memory across the memory bus
 - The memory bus hardware is usually slower than the processor
 - There may even be competition for access to the memory bus by other devices in the computer (e.g. disk drives)
- So, for this reason alone, a RISC processor may have an advantage over a comparable CISC processor, since it only needs to access memory
 - for its instructions, and
 - occasionally to load or store a memory value

Computer Organization

Computer Architectures Lab


Central Processing Unit

48

RISC

CALL-RETURN BEHAVIOR

Call-return behavior as a function of nesting depth and time



Computer Organization

REGISTER WINDOW APPROACH

- Observations
 - Weighted Dynamic Frequency of HLL Operations

 ⇒ Procedure call/return is the most time consuming operations
 - Locality of Procedure Nesting
 - ⇒ The depth of procedure activation fluctuates within a relatively narrow range
 - A typical procedure employs only a few passed parameters and local variables
- Solution
 - Use multiple small sets of registers (windows), each assigned to a different procedure
 - A procedure call automatically switches the CPU to use a different window of registers, rather than saving registers in memory
 - Windows for adjacent procedures are overlapped to allow parameter passing

Computer Organization

Computer Organization

Computer Architectures Lab

Computer Architectures Lab


| R73 | R84 | R61 | R85 | R87 | R86 | R87 | R87 | R87 | R88 | R87 | R89 | R87 | R89 | R89

Central Processing Unit

50

RISC

CIRCULAR OVERLAPPED REGISTER WINDOWS



Computer Organization

Computer Architectures Lab

Central Processing Unit

Computer Organization

52

OVERLAPPED REGISTER WINDOWS

- · There are three classes of registers:
 - Global Registers
 - » Available to all functions
 - Window local registers
 - » Variables local to the function
 - Window shared registers
 - » Permit data to be shared without actually needing to copy it
- · Only one register window is active at a time
 - The active register window is indicated by a pointer
- · When a function is called, a new register window is activated
 - This is done by incrementing the pointer
- When a function calls a new function, the high numbered registers of the calling function window are shared with the called function as the low numbered registers in its register window
- This way the caller's high and the called function's low registers overlap and can be used to pass parameters and results

5

OVERLAPPED REGISTER WINDOWS

- In addition to the overlapped register windows, the processor has some number of registers, G, that are global registers
 - This is, all functions can access the global registers.
- The advantage of overlapped register windows is that the processor does not have to push registers on a stack to save values and to pass parameters when there is a function call
 - Conversely, pop the stack on a function return
- · This saves
 - Accesses to memory to access the stack.
 - The cost of copying the register contents at all
- And, since function calls and returns are so common, this results in a significant savings relative to a stack-based approach

Computer Organization

Computer Architectures Lab

Central Processing Unit

55

BERKELEY RISC I

- Register 0 was hard-wired to a value of 0.
- · There are eight memory access instructions
 - Five load-from-memory instructions
 - Three store-to-memory instructions.
- · The load instructions:

LDL load long
LDSU load short unsigned
LDSS load short signed
LDBU load byte unsigned
LDBS load byte signed

- Where long is 32 bits, short is 16 bits and a byte is 8 bits
- The store instructions:

STL store long STS store short STB store byte

Computer Organization Computer Architectures Lab

Central Processing Unit

54

RISC

BERKELEY RISC I

- 32-bit integrated circuit CPU
- 32-bit address, 8-, 16-, 32-bit data
- 32-bit instruction format
- total 31 instructions
- three addressing modes:


register; immediate; PC relative addressing

- 138 registers

10 global registers

8 windows of 32 registers each

Berkelev RISC I Instruction Formats



РС	relative mo	ode			
31	24	23 19	18		0
	Opcode	COND		Y	
	8	5		19	

Computer Organization

Computer Architectures Lab

Central Processing Unit

56

Berkeley RISC I

LDL $R_d \leftarrow M[(R_s) + S_2]$ load long

LDSU $R_d \leftarrow M[(R_s) + S_2]$ load short unsigned LDSS $R_d \leftarrow M[(R_s) + S_2]$ load short signed

 $\begin{array}{ll} \text{LDBU} & R_d \leftarrow M[(R_s) + S_2] & \text{load byte unsigned} \\ \text{LDBS} & R_d \leftarrow M[(R_s) + S_2] & \text{load byte signed} \\ \end{array}$

 $\begin{array}{ll} \text{STL} & \textit{M}[(R_s) + S_2] \leftarrow R_d & \text{store long} \\ \text{STS} & \textit{M}[(R_s) + S_2] \leftarrow R_d & \text{store short} \\ \text{STB} & \textit{M}[(R_s) + S_2] \leftarrow R_d & \text{store byte} \\ \end{array}$

- · Here the difference between the lengths is
 - A long is simply loaded, since it is the same size as the register (32 bits).
 - A short or a byte can be loaded into a register
 - » Unsigned in which case the upper bits of the register are loaded with 0's.
 - » Signed in which case the upper bits of the register are loaded with the sign bit of the short/byte loaded.

Computer Organization

Central Processing Unit	57	RIS

INSTRUCTION SET OF BERKELEY RISC I

Opcode	Operands	Register Transfer	Description
Data manip	ulation instruction	ons	
ADD	Rs,S2,Rd	Rd ← Rs + S2	Integer add
ADDC	Rs,S2,Rd	Rd ← Rs + S2 + carry	Add with carry
SUB	Rs,S2,Rd	Rd ← Rs - S2	Integer subtract
SUBC	Rs,S2,Rd	Rd ← Rs - S2 - carry	Subtract with carry
SUBR	Rs,S2,Rd	Rd ← S2 - Rs	Subtract reverse
SUBCR	Rs,S2,Rd	Rd ← S2 - Rs - carry	Subtract with carry
AND	Rs,S2,Rd	Rd ← Rs ∧ S2	AND
OR	Rs,S2,Rd	Rd ← Rs ∨ S2	OR
XOR	Rs,S2,Rd	Rd ← Rs ⊕ S2	Exclusive-OR
SLL	Rs,S2,Rd	Rd ← Rs shifted by S2	Shift-left
SRL	Rs,S2,Rd	Rd ← Rs shifted by S2	Shift-right logical
SRA	Rs,S2,Rd	Rd ← Rs shifted by S2	Shift-right arithmetic
Data transfe	er instructions		
LDL	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load long
LDSU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load short unsigned
LDSS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load short signed
LDBU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load byte unsigned
LDBS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load byte signed
LDHI	Rd,Y	Rd ← Y	Load immediate high

Computer Organization Computer Architectures Lab

Central Processing Unit 59 RISC

CHARACTERISTICS OF RISC

- RISC Characteristics
 - Relatively few instructions
 - Relatively few addressing modes
 - Memory access limited to load and store instructions
 - All operations done within the registers of the CPU
 - Fixed-length, easily decoded instruction format
 - Single-cycle instruction format
 - Hardwired rather than microprogrammed control
- Advantages of RISC
 - VLSI Realization
 - Computing Speed
 - Design Costs and Reliability
 - High Level Language Support

Central Processing Unit 58

INSTRUCTION SET OF BERKELEY RISC I

ogram cor	ntrol instructions		
JMP	COND,S2(Rs)	PC ← Rs + S2	Conditional jump
JMPR	COND,Y	PC ← PC + Y	Jump relative
CALL	Rd,S2(Rs)	Rd \leftarrow PC, PC \leftarrow Rs + S2 CWP \leftarrow CWP - 1	Call subroutine and change window
CALLR	Rd,Y	Rd \leftarrow PC, PC \leftarrow PC + Y CWP \leftarrow CWP - 1	Call relative and change window
RET	Rd,S2	PC ← Rd + S2 CWP ← CWP + 1	Return and change window
CALLINT	Rd	Rd ← PC,CWP ← CWP -	1
	Call an interrup	t pr.	
RETINT	Rd,S2	PC ← Rd + S2 CWP ← CWP + 1	Return from interrupt pr.
GTLPC	Rd	Rd ← PC	Get last PC

Computer Organization

Computer Architectures Lab

Central Processing Unit

60

RISC

ADVANTAGES OF RISC

VLSI Realization

Control area is considerably reduced

Example: RISC I: 6% RISC II: 10% MC68020: 68% general CISCs: ~50%

- ⇒ RISC chips allow a large number of registers on the chip
 - Enhancement of performance and HLL support
 - Higher regularization factor and lower VLSI design cost

The GaAs VLSI chip realization is possible

- · Computing Speed
 - Simpler, smaller control unit ⇒ faster
 - Simpler instruction set; addressing modes; instruction format ⇒ faster decoding
 - Register operation => faster than memory operation
 - Register window ⇒ enhances the overall speed of execution
 - Identical instruction length, One cycle instruction execution
 ⇒ suitable for pipelining ⇒ faster

Computer Organization

Computer Architectures Lab

Computer Organization

ADVANTAGES OF RISC

- Design Costs and Reliability
 - Shorter time to design

 ⇒ reduction in the overall design cost and
 reduces the problem that the end product will
 be obsolete by the time the design is completed
 - Simpler, smaller control unit ⇒ higher reliability
 - Simple instruction format (of fixed length) ⇒ ease of virtual memory management
- High Level Language Support
 - A single choice of instruction ⇒ shorter, simpler compiler
 - A large number of CPU registers ⇒ more efficient code
 - Register window ⇒ Direct support of HLL
 - Reduced burden on compiler writer

Computer Organization

Computer Architectures Lab

RISC