

Digital Logic Circuits 4 Logic Gates

COMBINATIONAL GATES

Name	Symbol	Function	Truth Table	
AND	А х	X = A • B or X = AB	A B X 0 0 0 0 1 0 1 0 0 1 1 1	
OR	А x	X = A + B	A B X 0 0 0 0 1 1 1 0 1 1 1 1	
I	A — X	X = A'	A X 0 1 1 0	
Buffer	А — Х	X = A	A   X 0   0 1   1	
NAND	А X	X = (AB)'	A B X 0 0 1 0 1 1 1 0 1 1 1 0	
NOR	А X	X = (A + B)'	A B X 0 0 1 0 1 0 1 0 0 1 1 0	
XOR Exclusive OR	А	X = A ⊕ B or X = A'B + AB'	A B X 0 0 0 0 1 1 1 0 1 1 1 0	
XNOR Exclusive NOR or Equivalence	А x	X = (A ⊕ B)' or X = A'B'+ AB	A B X 0 0 1 0 1 0 1 0 0 1 1 1	

Computer Organization

## **BOOLEAN ALGEBRA**

## **Boolean Algebra**

- \* Algebra with Binary(Boolean) Variable and Logic Operations
- \* Boolean Algebra is useful in Analysis and Synthesis of **Digital Logic Circuits** 
  - Input and Output signals can be represented by Boolean Variables, and
  - Function of the Digital Logic Circuits can be represented by Logic Operations, i.e., Boolean Function(s)
  - From a Boolean function, a logic diagram can be constructed using AND, OR, and I


## **Truth Table**

- \* The most elementary specification of the function of a Digital Logic Circuit is the Truth Table
  - Table that describes the Output Values for all the combinations of the Input Values, called MINTERMS
  - n input variables → 2<sup>n</sup> minterms

Computer Organization

Computer Architectures Lab

#### Digital Logic Circuits Boolean Algebra BASIC IDENTITIES OF BOOLEAN ALGEBRA





[15] and [16]: De Morgan's Theorem

## Usefulness of this Table

- Simplification of the Boolean function
- Derivation of equivalent Boolean functions to obtain logic diagrams utilizing different logic gates
- -- Ordinarily ANDs, ORs, and Inverters
- -- But a certain different form of Boolean function may be convenient to obtain circuits with NANDs or NORs
  - → Applications of De Morgans Theorem

Computer Organization





Digital Logic Circuits

# COMPLEMENT OF FUNCTIONS

- A Boolean function of a digital logic circuit is represented by only using logical variables and AND, OR, and Invert operators.
- → Complement of a Boolean function
  - Replace all the variables and subexpressions in the parentheses appearing in the function expression with their respective complements

$$\begin{array}{ccc} A,B,...,Z,a,b,...,z & \Rightarrow & A',B',...,Z',a',b',...,z' \\ (p+q) & \Rightarrow (p+q)' \end{array}$$

- Replace all the operators with their respective complementary operators

- Basically, extensive applications of the De Morgan's theorem

$$(x_1 + x_2 + ... + x_n)' \Rightarrow x_1'x_2'... x_n'$$
  
 $(x_1x_2 ... x_n)' \Rightarrow x_1' + x_2' + ... + x_n'$ 


Computer Organization


Computer Architectures Lab


## Truth Boolean **Function Table** Many different expressions exist Unique Simplification from Boolean function - Finding an equivalent expression that is least expensive to implement - For a simple function, it is possible to obtain a simple expression for low cost implementation - But, with complex functions, it is a very difficult task Karnaugh Map (K-map) is a simple procedure for simplifying Boolean expressions. Truth Table Simplified Karnaugh Boolean Map **Function Boolean** function Computer Architectures Lab Computer Organization

**SIMPLIFICATION** 

Map Simplification







3

Map Simplification

# MAP SIMPLIFICATION - 2 ADJACENT CELLS -

Rule: xy' + xy = x(y+y') = x

## Adjacent cells

- binary identifications are different in one bit

→ minterms associated with the adjacent

cells have one variable complemented each other


Cells (1,0) and (1,1) are adjacent Minterms for (1,0) and (1,1) are

 $x \cdot y' --> x=1, y=0$ 

 $x \cdot y --> x=1, y=1$ 


F = xy' + xy can be reduced to F = x


From the map



Computer Organization

Computer Architectures Lab





Digital Logic Circuits


16

Map Simplification

## IMPLEMENTATION OF K-MAPS - Sum-of-Products Form -

Logic function represented by a Karnaugh map can be implemented in the form of I-AND-OR

A cell or a collection of the adjacent 1-cells can be realized by an AND gate, with some inversion of the input variables.




Computer Organization



## IMPLEMENTATION OF K-MAPS - Product-of-Sums Form -


Logic function represented by a Karnaugh map can be implemented in the form of I-OR-AND

If we implement a Karnaugh map using 0-cells, the complement of F, i.e., F', can be obtained. Thus, by complementing F' using DeMorgan's theorem F can be obtained



Computer Organization

Computer Architectures Lab



Digital Logic Circuits

Map Simplification


# IMPLEMENTATION OF K-MAPS - Don't-Care Conditions -

In some logic circuits, the output responses for some input conditions are don't care whether they are 1 or 0.

In K-maps, don't-care conditions are represented by d's in the corresponding cells.

Don't-care conditions are useful in minimizing the logic functions using K-map.

- Can be considered either 1 or 0
- Thus increases the chances of merging cells into the larger cells
- --> Reduce the number of variables in the product terms





Computer Organization

Computer Organization

Computer Architectures Lab

Digital Logic Circuits

20

Combinational Logic Circuits

# COMBINATIONAL LOGIC CIRCUITS

## **Other Combinational Circuits**

Multiplexer


Encoder


Decoder


**Parity Checker** 


**Parity Generator** 

etc










In order to be used in the computer circuits, state of the flip flop should have input terminals and output terminals so that it can be set to a certain state, and its state can be read externally.




Computer Organization

Computer Architectures Lab


# Digital Logic Circuits 24 CLOCKED FLIP FLOPS

In a large digital system with many flip flops, operations of individual flip flops are required to be synchronized to a clock pulse. Otherwise, the operations of the system may be unpredictable.



Clock pulse allows the flip flop to change state only when there is a clock pulse appearing at the c terminal.


We call above flip flop a Clocked RS Latch, and symbolically as





Computer Organization


Computer Architectures Lab


Flip Flops























Digital Logic Circuits Memory Components

# **TYPES OF ROM**

#### **ROM**

- Store information (function) during production
- Mask is used in the production process
- Unalterable
- Low cost for large quantity production --> used in the final products

#### PROM (Programmable ROM)

- Store info electrically using PROM programmer at the user's site
- Unalterable
- Higher cost than ROM -> used in the system development phase
  - -> Can be used in small quantity system

## **EPROM (Erasable PROM)**

- Store info electrically using PROM programmer at the user's site
- Stored info is erasable (alterable) using UV light (electrically in some devices) and rewriteable
- Higher cost than PROM but reusable --> used in the system development phase. Not used in the system production due to erasability

Computer Architectures Lab

Digital Logic Circuits Memory Components READ ONLY MEMORY(ROM) Characteristics - Perform read operation only, write operation is not possible - Information stored in a ROM is made permanent during production, and cannot be changed - Organization k address input lines m x n ROM (m=2k) n data output lines Information on the data output line depends only on the information on the address input lines. --> Combinational Logic Circuit address Output X<sub>0</sub>=A'B' + B'C X<sub>1</sub>=A'B'C + A'BC' ABC  $X_0$   $X_1$   $X_2$   $X_3$   $X_4$ X<sub>2</sub>=BC + AB'C' 0 0  $X_3^2 = A'BC' + AB'$ 010 0 0 1 X<sub>4</sub>=AB 011 0 0 0 100 0 0 0 X<sub>0</sub>=A'B'C' + A'B'C + AB'C 1 X1=A'B'C + A'BC' 101 1 0 0 1 0 X<sub>2</sub>=A'BC + AB'C' + ABC 110 0 0 0 0 X3=A'BC' + AB'C' + AB'C 111 0 0 1 0

Digital Logic Circuits

Computer Organization

X<sub>4</sub>=ABC' + ABC

**Memory Components** 

Computer Architectures Lab

# **INTEGRATED CIRCUITS**

## Classification by the Circuit Density

Canonical minterms

several (less than 10) independent gates 10 to 200 gates; Perform elementary digital functions; MSI -

Decoder, adder, register, parity checker, etc.

200 to few thousand gates: Digital subsystem LSI -

Processor, memory, etc

VLSI - Thousands of gates; Digital system

Microprocessor, memory module

## Classification by Technology

TTL -**Transistor-Transistor Logic** Bipolar transistors

NAND

ECL -**Emitter-coupled Logic** Bipolar transistor

NÓR

MOS -**Metal-Oxide Semiconductor** 

Unipolar transistor High density

**CMOS - Complementary MOS** Low power consumption

Computer Organization

Computer Architectures Lab

Computer Organization