






Computer Architecture Addresses and memories: • Programs are written and addresses are generated according the virtual memory (linear and large). The addresses generated in programs are called logical address or virtual address. In the systems with the virtual memory the CPU generates virtual addresses. • The set of virtual addresses (the space of the virtual memory) is called virtual address space or shortly address space. The real address of the main memory is called physical address. • The space of the main memory is called memory space. Virtual Memory Main Memory Virtual Address Phisical Address Memory Space Address Space @ ⊕ ⊕ ⊕




















Computer Architecture

Page Replacement

If a page is referenced which is currently not in the main memory and all blocks of the memory are occupied then a page replacement algorithm must be applied to replace a block in the main memory with a page from the virtual memory.

The LRU (Least Recently Used) is one of the efficient algorithms which assigns "aging counters" to the pages (blocks) residing in the main memory.

- 1. When a page is referenced its counter is cleared.
- 2. Only the counters of the pages that have lower values than the referenced page are incremented.
- 3. When a replacement is necessary the page with the highest counter value is replaced; the new page is brought to the main memory, its counter is cleared and the other counters are incremented.

Example: Referenced page numbers: 0, 1, 2, 3, 0, 3, 4, 5 Main memory has 4 blocks. We need 2-bit counters.



Computer Architecture

Fragmentation

Remember, to benefit from the spatial locality and to use the DMAC the data are transferred in the form of pages.

Process memory is divided into fixed size pages.

The process may not use the entire (last) page.

For example; in a system with the pages of 1K x words, a process with the size of 5K x words + 1 will occupy 6 pages.

Actually the last page contains only 1 word of data but it will copied as an entire page to the main memory and it will occupy an entire block there.

Other process may not use this block.

It might also happen that the process itself requires less than one page in its entirety, but it must occupy an entire block when copied to memory.

In the paged systems pages are not partitioned into smaller chunks; they are always transferred as a whole.


The problem that some space in a page can not be used is called **internal** fragmentation.


Besides, some process may not need the entire virtual space therefore they do not use all the 2^p lines of the page table.


www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA







Computer Architecture

9.3 Putting It All Together: Paged Segmentation, TLB, Cache Memory

- 1. CPU generates the logical address: s, p, w (segment, page, word).
- 2. Search in TLB.
 - a) Match of segment and page numbers in TLB and access rights are OK
 - Get the physical block number from TLB and construct the physical address.
 - Search data in the cache memory. See 3.
 - If LRU is used aging counters in TLB and page table are updated.
 - b) Searched Segment-page pair is not in TLB
 - Get the starting address of page table from the segment table using s.
 - Search in table the referenced page number p.
 - i. Page is in main memory
 - Get the physical block number from the PT and construct the physical address.
 - Search data in the cache memory. See 3.
 - Update the TLB: New s,p info into TLB, replacement if necessary.
 - Update the aging counters in page table.

www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA

Computer Architecture

- b) Searched Segment-page pair is not in TLB (cont'd)
 - ii. Page is not in main memory
 - Page fault occurs.
 - The referenced page is brought to the physical memory.
 - The page table is updated: Address, counters.
 - The physical address is constructed
 - Search data in the cache memory. See 3.
 - Update the TLB: New s,p info into TLB, replacement if necessary.
- 3. Using the physical address the referenced data is searched in the cache memory according the applied mapping technique (set- associative, direct).
 - a) The data is in the cache memory
 - Data is read from the cache memory.
 - If LRU is used the counters in the cache are updated.
 - b) The data is not in the cache memory
 - Data is read from the main memory.
 - A block of data is transferred from the main memory to the cache.
 - Counters in the cache are updated.

www.faculty.itu.edu.tr/buzluca



2040 D. E. . . BUZUJOA

.17