

Pass Transistor Circuits

Dr DC Hendry

October 2007

Outline I

- 1 Pass Transistor Circuits
- 2 The CMOS Transmission Gate
- 3 Design Example
- 4 Transmission Gate Design Methodology

Pass Transistor Circuits

- We can view the complementary CMOS gate as switching the output pin to one of power or ground.

Pass Transistor Circuits

- We can view the complementary CMOS gate as switching the output pin to one of power or ground.
- A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals.


Pass Transistor Circuits

- We can view the complementary CMOS gate as switching the output pin to one of power or ground.
- A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals.
- In such designs the MOSFET is considered to be a *pass transistor*.


Pass Transistor Circuits

- We can view the complementary CMOS gate as switching the output pin to one of power or ground.
- A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals.
- In such designs the MOSFET is considered to be a *pass transistor*.
- When used as a pass transistor the device may conduct current in either direction.

Pass Transistor Truth Table




Pass Transistor Truth Table




A	B	X
0	0	Z

Pass Transistor Truth Table




A	B	X
0	0	Z
0	1	0

Pass Transistor Truth Table



A	B	X
0	0	Z
0	1	0
1	0	Z

Pass Transistor Truth Table



A	B	X
0	0	Z
0	1	0
1	0	Z
1	1	1

Properties of Pass Transistors

For the n-channel pass transistor circuit note that:

- ① “Z” in the truth table implies a floating node.

Properties of Pass Transistors

For the n-channel pass transistor circuit note that:

- 1 “Z” in the truth table implies a floating node.
- 2 For the n-channel pass transistor, when $A = B = 1$, the output voltage at X is:

$$V_x = \min(V_B - V_t, V_A)$$

Properties of Pass Transistors

For the n-channel pass transistor circuit note that:

- 1 “Z” in the truth table implies a floating node.
- 2 For the n-channel pass transistor, when $A = B = 1$, the output voltage at X is:

$$V_x = \min(V_B - V_t, V_A)$$

- 3 This if $V_A = V_B = 3.3V$ and $V_t = 0.6V$ then $V_x = 2.7V$.

Properties of Pass Transistors

For the n-channel pass transistor circuit note that:

- 1 “Z” in the truth table implies a floating node.
- 2 For the n-channel pass transistor, when $A = B = 1$, the output voltage at X is:

$$V_x = \min(V_B - V_t, V_A)$$

- 3 This if $V_A = V_B = 3.3V$ and $V_t = 0.6V$ then $V_x = 2.7V$.
- 4 This reduction in output voltage makes cascading of pass transistor circuits difficult.

Cascaded Pass Transistors




Figure: Cascaded pass transistors

Cascaded Pass Transistors - 2

- 1 With an n-channel transistor high voltages are degraded by one V_t .

Cascaded Pass Transistors - 2

- 1 With an n-channel transistor high voltages are degraded by one V_t .
- 2 Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one V_t .

Cascaded Pass Transistors - 2

- 1 With an n-channel transistor high voltages are degraded by one V_t .
- 2 Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one V_t .
- 3 So such circuits are normally confined to the internal circuitry of a gate.

Cascaded Pass Transistors - 2

- 1 With an n-channel transistor high voltages are degraded by one V_t .
- 2 Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one V_t .
- 3 So such circuits are normally confined to the internal circuitry of a gate.
- 4 Full logic levels can be regenerated with an inverter at the output of the gate.

Two-to-One Mux




Figure: Two-to-one Mux

Two-to-One Mux - 2

- When $S = 1$ the output Z is connected to B

Two-to-One Mux - 2

- When $S = 1$ the output Z is connected to B
- When $S = 0$ the output Z is connected to A

Two-to-One Mux - 2

- When $S = 1$ the output Z is connected to B
- When $S = 0$ the output Z is connected to A
- Note that the connection made is *bidirectional*

The CMOS Transmission Gate

The CMOS transmission gate consists of two MOSFETs, one n-channel responsible for correct transmission of logic zeros,

The CMOS Transmission Gate

The CMOS transmission gate consists of two MOSFETs, one n-channel responsible for correct transmission of logic zeros, and one p-channel, responsible for correct transmission of logic ones.

The CMOS Transmission Gate

The CMOS transmission gate consists of two MOSFETs, one n-channel responsible for correct transmission of logic zeros, and one p-channel, responsible for correct transmission of logic ones.




Figure: CMOS Transmission Gate Circuit


When $C = 1$, A and B are connected, both logic zero and logic one

Transmission Gate Symbols

- Transmission gates are widely used and shorthand symbols are used.


Transmission Gate Symbols

- Transmission gates are widely used and shorthand symbols are used.
- The standard symbol (not used often) is:




Transmission Gate Symbols

- Transmission gates are widely used and shorthand symbols are used.
- The standard symbol (not used often) is:



- The most commonly used symbol is simply:



Design Example:

A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function

Design Example:

A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function

$$f = AS_2\overline{S_1} + B\overline{S_2}\cdot\overline{S_1} + \overline{S_2}S_1$$

Design Example:

A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function

$$f = AS_2\overline{S_1} + B\overline{S_2}.\overline{S_1} + \overline{S_2}S_1$$

This may be rewritten as (the reason will become clear later):

$$f = AS_2\overline{S_1} + B\overline{S_2}.\overline{S_1} + 1.\overline{S_2}S_1 + 0.S_2S_1$$

Transmission Gate Implementation:




Figure: Implementation with Transmission Gates

Transmission Gate Implementation - 2

- ① Note the need for the term $0.S_1S_2$. If not present then when $S_1 = S_2 = 1$ the output f would float.

Transmission Gate Implementation - 2

- 1 Note the need for the term $0.S_1S_2$. If not present then when $S_1 = S_2 = 1$ the output f would float.
- 2 Each transmission gate may now be replaced with two transistors.

Transmission Gate Implementation - 2

- 1 Note the need for the term $0.S_1S_2$. If not present then when $S_1 = S_2 = 1$ the output f would float.
- 2 Each transmission gate may now be replaced with two transistors.
- 3 Where lines connect only to logic 1 the nMOS devices may be omitted.

Transmission Gate Implementation - 2

- ① Note the need for the term $0.S_1S_2$. If not present then when $S_1 = S_2 = 1$ the output f would float.
- ② Each transmission gate may now be replaced with two transistors.
- ③ Where lines connect only to logic 1 the nMOS devices may be omitted.
- ④ Where lines connect only to logic 0 the pMOS devices may be omitted.

Transmission Gate Implementation - 2

- 1 Note the need for the term $0.S_1S_2$. If not present then when $S_1 = S_2 = 1$ the output f would float.
- 2 Each transmission gate may now be replaced with two transistors.
- 3 Where lines connect only to logic 1 the nMOS devices may be omitted.
- 4 Where lines connect only to logic 0 the pMOS devices may be omitted.
- 5 nMOS and pMOS devices may be grouped to minimise the number of wells required.

Transistor Schematic




Figure: Transistor Level Schematic for Design

Design Methodology

A suitable design methodology, in addition to the correct logic output, must ensure:

Design Methodology


A suitable design methodology, in addition to the correct logic output, must ensure:

- The output is always driven to logic 1 or logic 0.

Design Methodology

A suitable design methodology, in addition to the correct logic output, must ensure:

- The output is always driven to logic 1 or logic 0.
- There are no “sneak” paths, such as:



Viable Approaches

Viable design approaches are:

- Choose a number of inputs as mux select inputs and proceed as above.

Viable Approaches

Viable design approaches are:

- Choose a number of inputs as mux select inputs and proceed as above.
- Plot variables on K-maps.

Viable Approaches

Viable design approaches are:

- Choose a number of inputs as mux select inputs and proceed as above.
- Plot variables on K-maps.
- Tabular methods such as modifications of Quine-McCluskey - not covered here.

Plotting Variables

$$f = \bar{a}\bar{b} + b\bar{c}\bar{d} + acd$$

Plotting Variables

$$f = \bar{a}\bar{b} + b\bar{c}\bar{d} + acd$$

and we will look for a network using d and \bar{d} as inputs. Plotting the function on a K-Map gives:

Plotting Variables

$$f = \bar{a}\bar{b} + b\bar{c}\bar{d} + acd$$

and we will look for a network using d and \bar{d} as inputs. Plotting the function on a K-Map gives:

		ab			
		00	01	11	10
cd	00	1	1	1	0
	01	1	0	0	0
	11	1	0	1	1
	10	1	0	0	0

Plotting again with d as input

Now plot the K-Map using d as an input, giving:

Plotting again with d as input

Now plot the K-Map using d as an input, giving:

		ab			
		00	01	11	10
c	f	0	1	1	0
	1	1	0	d	d

Plotting again with d as input

Now plot the K-Map using d as an input, giving:

		ab			
		00	01	11	10
c	f	0	1	1	0
	1	1	0	d	d

Giving the Boolean expression for f as:

$$f = 1.\bar{a}\bar{b} + b\bar{c}\bar{d} + ac.d + a\bar{b}\bar{c}.0 + \bar{a}bc.0$$