

## 8.3 The principle of locality (Locality of reference):

Programs tend to reuse instructions and data they have used recently.

Observation: Most programs spend 90% of its execution time in only 10% of the code.

We can predict what instructions and data a program will use in the near future based on its access in the recent past.

There are two types of locality:

**Temporal Locality:** Recently accessed addresses are likely to be accessed in the near future.

**Spatial Locality:** After an access to a memory address the next access will be likely to a near address.

Reasons for locality:

Structure of the program: Generally, related data is stored in nearby locations.

Loops

Arrays

www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA

8.3

## Computer Architecture

## 8.4 Memory Technologies

# RAM (Random Access Memory):

Actually the word random access is a misuse of the term, because all of the semiconductor (electronic) memories used in computer systems are random access (not sequential).

Distinguishing characteristic of RAM:

• It is possible both to read data from the memory and to write new data into the memory easily and rapidly.

These operations are accomplished through the use of electrical signals. It could be better to name this type of memory as "Read Write Memory".

• RAM is volatile. If the power is interrupted, then the data are lost. Thus, RAM can be used only as temporary storage.

Memory latency measures:

- Access time: Time between read request and when desired word arrives
- Cycle time: Minimum time between two unrelated requests to memory


There are two types of RAM; DRAM and SRAM.


www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA

8.4





## Associative Memory, Content Addressable Memory (CAM):


- Random access memory (+ circuitry for search)
- A word is retrieved based on a portion of its contents rather than its address.
- The user supplies a data word (Argument A) (not the address) and the CAM searches its entire memory simultaneously (not sequential) to see if that word is stored anywhere in it.
- The user also supplies a key value (K) to determine the portion of data to search for
- If the search data (or the required portion) is found in a row of the memory then the corresponding match bit is set and the output is the stored data in this row.
- It is used in high speed searching applications.
   We will use it to search a data in the cache memory.
- It consists of SRAM to store data and digital circuits for parallel search.


www.faculty.itu.edu.tr/buzluca





2013 Dr. Feza BUZLUCA

8.7









# 8.5 Cache Memory Principles (cont'd)

## Replacement Techniques:

When the cache memory is full, a replacement algorithm must be applied to select the block in the cache which is to be replaced by the new block from the main memory.

There are different replacement techniques; the most common techniques:

- FIFO (First In First Out): The block that has been in the cache the longest is replaced.
- LRU (Least Recently Used): The block that has been used the least while residing in the cache is replaced.

The history of block usage is taken into consideration

Aging counters are necessary to keep track of references to blocks in cache.


Cache operations are performed by a hardware unit called Cache Memory Controller or Cache Memory Management Unit.


www.buzluca.info





2013 Dr. Feza BUZLUCA


8.12
































## Summary of mapping techniques:

- Associative mapping is the most flexible and efficient technique because an incoming main memory block can reside in any frame of the cache.
  - The disadvantage of this technique is the high hardware cost due to the associative memory.
- The main disadvantage of the direct mapping is the inefficient use of the cache, because a number of main memory blocks may compete for a cache frame even if there exist other empty frames.
  - This disadvantage decreases the hit ratio.
  - The main advantage of the this technique is its simplicity; no search is needed. It is also simple in terms of the replacement mechanism.
- The cache utilization efficiency of the **set associative mapping** technique is expected to be *moderate*; namely between fully associative technique and the direct mapping technique.
  - However, the technique inherits the simplicity of the direct mapping technique in terms of determining the target set.
  - By changing the number of frames in a set we can make it close to one of the other techniques.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013 Dr. Feza BUZLLICA

9.25

## Computer Architecture

## 8.7 Cache Memory - Main Memory Interactions


- → Read (Hit): Data is read from the cache memory.
- → Read (Miss):
  - a) Read Through (RT): While the data (block) is being brought from the main memory to the cache, it is also read by the CPU simultaneously.


    Cache memory and the main memory are accessed in parallel.
  - b) No Read Through (NRT): Data are first brought from the main memory to the cache memory and then the CPU reads data from the cache.
- → Write (Hit):
  - a) Write Through (WT): In each write operation data is written to the cache and also to the main memory.
    - The write-through policy increases the access time but provides coherence between the cache frames and their counterparts in the main memory.
  - b) Write Back (WB): All writes are made only to the cache.
    - A block is written back to the main memory only when a replacement is needed.
    - There are two types of write-back policy: Simple write back and flagged write back.


www.faculty.itu.edu.tr/buzluca




2013 Dr. Feza BUZLUCA 8









```
Access Time Calculation:
· Write Through with Write Allocate, Read/Load Through (WTWA, RT/LT):
       Read Hit + Read Miss + Write Hit + Write Miss
t_a = (1-w)h t_{cache} + (1-w)(1-h)t_{trans} + w \cdot h \cdot t_{main} + w(1-h)(t_{main} + t_{trans})
t_a = (1 - w)h t_{cache} + (1 - h)t_{trans} + w \cdot t_{main}
· Write Through with No Write Allocate, Read/Load Through (WTNWA,RT/LT)
t_a = (1 - w)h t_{cache} + (1-w)(1-h)t_{trans} + w \cdot h \cdot t_{main} + w(1-h)t_{main}
t_a = (1 - w) t_{cache} + (1 - w)(1 - h)t_{trans} + w \cdot t_{main}
·Simple Write Back with Write Allocate, No Read Through (SWBWA, NRT/NLT)
                             Read Miss
                                                +Write Hit + Write Miss
t_a = (1 - w)h t_{cache} + (1 - w)(1-h)(2t_{trans} + t_{cache}) + w \cdot h \cdot t_{cache} + w(1 - h)(2t_{trans} + t_{cache})
t_a = t_{cache} + (1 - h) \cdot 2 \cdot t_{trans}
One t<sub>trans</sub> is necessary to transfer a frame from the cache to the main memory and
the second one to bring the new block from the main memory to the cache.
·Flagged Write Back, Write Allocate, No Read Through (FWBWA, NRT/NLT):
         t_a = t_{cache} + (1 - h)t_{trans} + w_d \cdot (1 - h)t_{trans}
         t_a = t_{cache} + (1 - h)(1+w_d)t_{trans}
                                                @ ⊕ ⊕
```

# Computer Architecture Exemplary processors with cache memories: · Intel386™: Cache memory is outside of the CPU chip. SRAM memory. · Intel486™ (1989) 8-KByte on-chip (L1) · Intel® Pentium® (1993) L1 on-chip: 8 KB instruction, 8 KB data cache (Harvard architecture) · Intel P6 Family: (1995-1999) - Intel Pentium Pro: L1 on-chip: 8 KB instruction, 8 KB data cache (Harvard architecture) First L2 cache memory in the CPU chip. L2 on-chip: 256 KB. Different interconnections between L1, L2 and the CPU. - Intel Pentium II: L1 on-chip: 16 KB instruction, 16 KB data cache (Harvard architecture) L2 on-chip: 256 KB, 512 KB, 1 MB · Intel® Pentium® M (2003) L1 on-chip: 32 KB instruction, 32 KB data cache L2 on-chip: up to 2 MByte • Intel® Core™ i7-980X Processor Extreme Edition (2010) Multicore: 6 cores. Private caches (L1) and shared caches (L2) 12 MB smartcache: All cores share this cache. @ **(9**)