# 5. Interrupt

### Hardware interrupt:

If in an external device (for example I/O interface) a predefined event occurs this device issues an interrupt request to the CPU.

### Design Issues:

- Source: There can be multiple interrupt sources. How does the processor determine which device issued the interrupt request?
- **Priority:** If multiple interrupt requests have received, how does the processor decide which one to process?
- Start address of the ISR: If an interrupt request of a device is accepted, how does the processor determine the starting address of the interrupt service routine (ISR) (or interrupt handler) related to the requesting device? Autovectored, vectored.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013-2015 Dr. Feza BUZLUCA


5.1

### Computer Architecture 5.1 Interrupt Systems of the CPUs a) The CPU provides only an Interrupt Request (IRQ) input. It does not provide an acknowledgement output. Example: MC6802. Parallel Interface 9+5V IRQ Adapter PIA 6802 **IRQ** IRQ ACIA Open collector PTM rogrammable Timer outputs or Module AND gate • There is only one interrupt service routine (ISR). The source of the interrupt is identified by polling at the beginning of the ISR. The priority is also determined according the order of the polling.

To make the source device remove its interrupt request a software action is necessary (reading the port of the source, writing to the control register etc.).

<u>@</u> ⊕⊛⊜

# 5.1 Interrupt Systems of the CPUs (cont'd) b) The CPU provides an Interrupt Request (INT) input an Interrupt Acknowledge (INTA) output. CPU uses vectored interrupts. • Interrupt sources are connected to the CPU over an interrupt priority controller. • In the case of multiple interrupt requests the controller decides which device will get the acknowledgement signal (INTA). • The source device that receives the INTA places a word (vector) on the data bus. • The CPU uses the vector to determine the starting address of the related ISR. Data Bus Interrupt sources (IS) such as I/O,



# Computer Architecture

# 5.2 Vector Address:

The CPUs keep the information about the interrupt handlers in a **vector table**. This table is used to associate an interrupt request with a specific ISR.

# There are two techniques:

1. The table contains the starting addresses of the ISRs.

The interrupt source gives the CPU an index to table as the vector number. Using this index the CPU accesses an entry in the table, gets the starting address of the ISR and writes it to the program counter (PC).

Example: MC 68000

2. The table itself contains executable code, namely the ISR.

In practice, an interrupt handler cannot be stored entirely inside the interrupt vector table.

Therefore, the code at each entry is "JMP ISR\_address" where ISR\_address is the address of the interrupt service routine.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013-2015 Dr. Feza BUZLUCA 5

# Vectored and Autovectored interrupts:

In the vectored interrupt technique external interrupt sources (for example I/O interfaces) supply the vector address to the processor.

In systems with autovectored interrupts external devices don't supply the vector number in response to the interrupt acknowledge.

Each interrupt input (or level) of the processor has a fixed and predetermined vector number (a specific row in the vector table).


Remember in 6802 NMI, IRQ, SWI have their own rows in the table.

The processor "knows" where to find the address of the ISR if an interrupt is issued to the NMI pin.

MC68000 can use both techniques: vectored and autovectored interrupts



Computer Architecture	Vectors Numbers		Address				
	Hex	Decimal	Dec	Hex	Space 6	Assignment	
Interrupt Vector Table of the MC 68000:	0	0	0	000	SP	Reset: Initial SSP <sup>2</sup>	
	1	1	4	004	SP	Reset: Initial PC <sup>2</sup>	
	2	2	8	800	SD	Bus Error	
	3	3	12	00C	SD	Address Error	
	4	4	16	010	SD	Illegal Instruction	
	5	5	20	014	SD	Zero Divide	
	6	6	24	018	SD	CHK Instruction	
	7	7	28	01C	SD	TRAPV Instruction	
	8	8	32	020	SD	Privilege Violation	
	9	9	36	024	SD	Trace	
	A	10	40	028	SD	Line 1010 Emulator	
	В	11	44	02C	SD	Line 1111 Emulator	
	С	121	48	030	SD	(Unassigned, Reserved)	
	D	131	52	034	SD	(Unassigned, Reserved)	
	E	14	56	038	SD	Format Error 5	
	F	15	60	03C	SD	Uninitialized Interrupt Vector	
	10–17	16-231	64	040	SD	(Unassigned, Reserved)	
			92	05C		_	
	18	24	96	060	SD	Spurious Interrupt <sup>3</sup>	
	19	25	100	064	SD	Level 1 Interrupt Autovector	
	1A	26	104	068	SD	Level 2 Interrupt Autovector	
	1B	27	108	06C	SD	Level 3 Interrupt Autovector	
	1C	28	112	070	SD	Level 4 Interrupt Autovector	
	1D	29	116	074	SD	Level 5 Interrupt Autovector	
	1E	30	120	078	SD	Level 6 Interrupt Autovector	
	1F	31	124	07C	SD	Level 7 Interrupt Autovector	
	20-2F	32-47	128	080	SD	TRAP Instruction Vectors <sup>4</sup>	
			188	0BC		_	
	30-3F	48-631	192	0C0	SD	(Unassigned, Reserved)	
	l		255	OFF		_	
www.faculty.itu.edu.tr/buzluca	40-FF	64-255	256	100	SD	User Interrupt Vectors	5.0
www.buzluca.info	l		1020	3FC		_	_UCA 5.6




# The function of the Priority chain:


- The interrupt acknowledge line is daisy chained through the modules.
- When the CPU accepts an interrupt, it sends out an interrupt acknowledge.
- The interrupt acknowledge signal from the CPU arrives to the first link in the chain (Priority in: PI).
- a. If the device connected to this link has issued the request
  - 1. The module sends the INTACK signal to its device (interrupt source).
  - 2. The device (interrupt source) puts its vector address (VAD) on the data bus.
  - 3. The module negates (deactivates) its PO (Priority out) so that the next module cannot get the acknowledge signal.
- b. If the device connected to this link has not issued the request
  - The module asserts (activates) its PO (Priority out) so that the next module gets the right to check the request and supply the vector address.
- This mechanism is also called hardware poll.
- If the request of a device is accepted this device deactivates its IRQ output.
- The device keeps its request (IRQ ) active until it gets the acknowledgement.


www.faculty.itu.edu.tr/buzluca





2013-2015 Dr. Feza BUZLUCA 5.














# 5.4 Interrupt Processing: Necessary actions before and after the ISR Before the ISR:

Remember; the CPU checks the interrupt requests after the execution cycle.

If a request is accepted the CPU enters the interrupt cycle (Slide 1.18).

In the interrupt cycle the following actions are performed by the CPU.

This actions are internal operations of the CPU; they are not performed by a program.

SP ← SP-1 Stack pointer is decremented (depending on address length: 1, 2, 4)

M[SP] ← PC Return address to stack INTACK ← 1 Interrupt acknowledge

 $\begin{array}{c} \mathsf{PC} \leftarrow \mathsf{VAD} \\ \mathsf{SP} \leftarrow \mathsf{SP-1} \end{array}$ PC ← Vector address or PC ← Table [VNo] (from Vector table)

 $M[SP] \leftarrow SR$  SR: Status register to stack

Other interrupts are masked (disabled). This bit is in SR (Status reg.)  $IEN \leftarrow 0$ 

In the next fetch cycle the CPU continues with the first instruction of the ISR, because the PC includes its starting address (PC  $\leftarrow$  VAD).

Some CPUs also push internal registers to the stack. Some CPUs leave this job to the programmer.



# Computer Architecture

### Returning from the ISR:

Remember the Interrupt service routines are terminated by a special instruction; "return from interrupt" (RTI).

This instruction performs the following necessary operations to return from the ISR to the interrupted previous program.

 $SR \leftarrow M[SP]$ Status register from stack (Remember IEN is in SR)

SP ← SP+1 (Stack pointer is incremented (depending on the length of SR: 1, 2)

PC ← M[SP] (Return address)

SP ← SP+1 (Stack pointer is incremented (depending on address length: 1, 2, 4)

(If internal registers are also pushed to the stack automatically in the interrupt cycle they pulled by the RTI.)

Note that the CPU enters the interrupt cycle only before starting the ISR.

Returning operations are performed by the last instruction (RTI) of the ISR.

### Conclusion:

Interrupt processing operations are time-consuming (many memory accesses).

Therefore frequent interrupt requests can degrade the performance of a system. For example, interrupt-driven I/O is not suitable for applications (file transfer) where I/O operations are performed very frequently.



# Example: Interrupt-driven I/O

### Problem:

Instruction cycle of a CPU has the following 4 states (cycles) with the given durations:

- 1. Instruction fetch: 60 ns, 2. Instruction Decode: 20 ns, 3. Operand fetch: 60 ns,
- 3. Execution: 30 ns, 4. Interrupt: 200 ns. 5

Housekeeping operations in the interrupt dycle (saving return address, taking the vector address, etc.) take 200 ns.

Interrupt-driven I/O technique is used to transfer 10 bytes from the I/O interface to the memory.

The interrupt service program transfers one word each time and it takes 500 ns (Housekeeping operations in the interrupt cycle are not included).

Assume that we start a clock (Time = 0) when the CPU begins to run the program.

The first interrupt request arrives from the I/O interface as the CPU is in the instruction fetch cycle for the first instruction (Time = 5ns).

- ${f a}$ . When (Time =?) can be the first word transferred from the I/O interface to the memory? Why?
- ${\bf b}$ . When (Time =?) will be all the 10 bytes transferred if the I/O interface is always ready to transfer?

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 5.1

5 17

# Computer Architecture

# Example: Interrupt-driven I/O (cont'd)

### Solution:

Remember; interrupt requests are checked after the execution of the instruction. If there is a request and interrupts are enabled, the CPU enters the interrupt cycle.

The data is transferred in the ISR (Interrupt Service Routine).

RTI and related operations are included in the ISR.

a. First word:

Fetch + Decode + Operand + Execute + Housekeeping + ISR Time = 60 + 20 + 60 + 30 + 200 + 500 = 870ns

b. 10 words: If one word is transferred in each ISR,

Time =  $10 \times 870 = 8700$ ns (Time-consuming. Overhead is large.)

www.faculty.itu.edu.tr/buzluca



. 1013-2015 Dr. Feza BUZLUCA 5

# 5.5 Exceptions in MC68000

### External:

- Reset
- · Bus Error (BERR)
- Interrupts; vectored, autovectored

### Internal:

- •Trace: Programs run step by step
- Address error: Word/long access attempt to odd addresses
- Software interrupt (TRAP 0 -15), TRAPV (Trap on overflow), CHK
- Illegal instruction: The op code does not exist
- Instruction emulation (Instruction starting with \$A=1010 and \$F=1111)
- Privilege violation: Some instructions are only available in supervisor mode
- Divide by zero

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013-2015 Dr. Feza BUZLUCA

5.19

# Computer Architecture

When the 68000 receives an exception, the following procedure is performed:

- SR  $\rightarrow$  Temp (a copy of the Status Register SR is created.)
- S $\leftarrow$ 1, T $\leftarrow$ 0 (The CPU switches to supervisor mode. Trace is disabled.)
- PC (return address) saved to the supervisor stack.
- The copy of SR in Temp (S and T have their original values) saved on the supervisor stack using the SSP (supervisor stack pointer).
- The address of exception handler is obtained from the vector table.
- Data and address registers are not saved on the stack by the 68000.
   The programmer of the service routine must save only the used registers on the stack.

### Returning from the exception:

- · Service routines must end with the instruction RTE (Return from Exception).
- · Status register SR is pulled from the stack.
- · Return address is pulled from the stack.

In the case of RESET all these operations are not performed.

In some exceptions (BERR, interrupts) some additional operations are performed.

www.faculty.itu.edu.tr/buzluca



013-2015 Dr. Feza BUZLUCA

5.20

# 5.5.1 Privilege Modes

The 68K operates in one of two levels of privilege: the supervisor mode or the user mode.

The privilege mode determines which operations (instructions) are legal.

The mode is also indicated by the FCO (Function Codes Output) pins of the processor and optionally used by an external memory management circuit to control the accesses to certain memory locations (or devices).

The mode is also used to choose between the supervisor stack pointer (SSP) and the user stack pointer (USP) in instruction references.

### Supervisor mode:

The supervisor mode has the higher level of privilege.

The mode of the processor is determined by the S bit of the status register; S=1 All instructions can be executed in the supervisor mode.

### User mode:

If the S bit of the status register is clear, the processor is in the user mode. Most instructions execute identically in either mode. However, some instructions having important system effects are privileged. Example: STOP, RESET. To ensure that a user program cannot enter the supervisor mode except in a controlled manner, the instructions that modify the entire status register are privileged.

**@** 089

# Computer Architecture

# Transition between privilege modes

When the processor is in the user mode only exception processing can change the privilege mode.

Remember, during exception processing, the current state of the S bit of the status register is saved, and the S bit is set  $(S \leftarrow 1)$ , putting the processor in the supervisor mode.

Therefore, exception service programs run in supervisor mode.

If the exception is occurred in the user mode, after the exception handler the processor switches to user mode again, because the RTE instruction pulls the original value of the SR (that includes the S bit) from the stack.

The transition from supervisor to user mode can also be accomplished by the instructions that can modify the status register SR, such as MOVE to SR, ANDI to SR, EORI to SR.

only if an exception occurs (S ← 1) User Supervisor Mode Mode  $(S \leftarrow 0)$ 

RTE (pulls the SR from the stack) or instructions that modify the SR: MOVE, ANDI, EORI



# 5.5.2 Bus Error (BERR) and Address Error:

A bus error exception occurs when the external logic asserts the BERR' (active low) input of the 68000.

An address error exception occurs when the processor attempts to access a word (16-bit) or longword (32-bit) operand or an instruction at an odd address.

An address error is similar to an internally generated bus error.

Unlike the interrupts the current bus cycle is aborted.

The current instruction is not finished (even not the bus cycle).

The current processor activity, whether instruction or exception processing, is terminated, and the processor immediately begins exception processing. Exception processing for a bus error/address error follows the usual sequence of steps.

However additional information is saved on the supervisor stack.

If a bus error occurs during the exception processing for a bus error, an address error, or a reset, the processor halts, removes itself from the system bus (high impedance).

This halt simplifies the detection of a system failure and protects memory contents from erroneous accesses.


Only an external RESET operation can restart a halted processor.


www.faculty.itu.edu.tr/buzluca




013-2015 Dr. Feza BUZLUCA 5

5.23







When the 68000 accepts an interrupt request, the following actions are performed:

- SR  $\rightarrow$  Temp (a copy of SR is created.)
- S←1, T←0
- PC (return address) saved to the supervisor stack.
- The copy of SR in Temp (S and T have their original values) saved on the stack.
- 12, 11, 10  $\leftarrow$  IPL2, IPL1, IPL0 The level of the interrupt being acknowledged is written to the masks. Hence, interrupt request with lower or equal levels are disabled.
- FC2, FC1, FC0 ← 111 (Interrupt Acknowledge)
- A3, A2, A1 ← The level of the interrupt being acknowledged.

# a) Vectored interrupts:

- The interrupting device places a vector number on the data bus and asserts DTACK' to acknowledge the cycle.
- 68000 reads the 8-bit vector number from data bus over D7-D0.
- The vector number gives the number of the row of the vector table where the starting address of the interrupt service routine is placed.
- As each row of the table is 4 bytes long, to calculate the address of the row the vector number is multiplied by 4. (See the table in 5.6)

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 5.27

# Computer Architecture

When the 68000 accepts an interrupt request, the following actions are performed:

### b) Autovectored interrupts:

- If the interrupting device asserts VPA' instead of DTACK', it means that this device will (can) not supply a vector number.
- In this case, 68000 obtains the starting address of the interrupt service routine from predetermined and fixed rows of the vector table.
- Each autovectored interrupt level has its own entry in the table: rows 25 -31 (See 5.6).


# Responsibilities of the programmer:


- Registers that are used in the interrupt service routine must be saved on the stack.
- Before return same registers must pulled from stack.
- For these operation (MOVEM move multiple) instruction can be used.
- If it is necessary the programmer of the ISR can change the value of the interrupt masks. (Remember ISR runs in supervisor mode.)
- Hence the programmer can enable interrupts with lower levels or disable interrupts with higher levels except level 7.
- Returning from the ISR must be done with RTE (Return From Exception).


www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 5.







# Computer Architecture 5.5.4 Software Interrupts: In MC68000 there are 16 software interrupts which are called trap: TRAP #0 - TRAP #15 These instructions generate internal interrupts and start exception processing. Each TRAP has its own entry in the vector table. The system programmers write necessary system programs (for example for using system resources such as the PIA), and install them as exception service routines in the system. The authors of the user programs can call these routines to access the system resources by executing the TRAP instructions. Since the exception service programs run in supervisor mode using this routines the user can access some system resources in a controlled manner. Normally, a user may not write directly to a register of the PIA (if it is protected in user mode), but using a service routine it can be possible to send data over the PIA. <u>@ 0</u> ⊗ ⊜

### 5.5.5 Instruction Emulation (Unimplemented instructions)

In the instruction set of the MC68000 there is not any instruction (machine language) starting with A (1010) and A (1011).

Opcodes starting with bit patterns equaling a1010 (Line A) and 1111(Line F) are distinguished as unimplemented instructions, and separate exception vectors are assigned to these patterns to permit efficient emulation.

System designers (system programmers) can create their own instructions starting with these opcodes and place them in a program with other instructions.

After such an instruction is fetched and decoding is attempted, the processor determines that execution of an unimplemented instruction is being attempted and starts exception processing.

The exception service routine related to the instruction is written by the system programmer. This routine performs the required operation.

The address in PC that is saved on the stack as a return address before starting the exceptions service routine is the address of the unimplemented instruction.

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA

5.33

# Computer Architecture

## Example:

In a MC68000-based system using the instruction emulation capability the following instructions will be implemented.

- ADD.B address1, address2, address3 (address3)  $\leftarrow$  (address1)+(address2) This instruction adds two **8**-bit integers in address1 and address2, then writes the result to address3. Addresses are 32 bits.
- ADD.W address1, address2, address3 (address3) ← (address1)+(address2) This instruction performs the same operation on 16-bit integers.

### Solution:

First, the structure (format) of the instructions must be defined. An exemplary structure:

ADD.B address1,address2,address3 \$F000 address1,address2,address3 ADD.W address1,address2,address3 \$F001 address1,address2,address3

The last bit of the operation word (Op word) is used to indicate the size. 0:B , 1:W

ADD.B: 1111 0000 0000 0000 = \$F000 ADD.W: 1111 0000 0000 0001 = \$F001

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 5.

5.34

F000

address1

address2

address3

```
Computer Architecture
 We must write an exception service routine that performs operations related to
 the instructions.
 Before we write service routine we can implement a main program that can be used
to test the service routine:
             stack,a7
                                          // Stack pointer initial address
main lea
     adda.l #40.a7
                                          // Stack grows to decreasing addresses
     move.l #service,($2C) <-----
                                         // Service routine starting address to table
             $f000,0,$1000,0,$1100,0,$\frac{1}{2}00
                                                  //ADD.B $1000,$1100,$1200
     dc.w
             $f001,0,$2000,0,$2100,0,$2200
                                                  //ADD.W $2000,$2100,$2200
     dc.w
     org
             $500
stack ds.b
                                                   // Memory allocation for stack
 Vector address of the Line F exception is ($2C) in the vector table (11th row).
The starting address of the service routine must be written to this entry.
Remember at the beginning of the service routine the used registers must be
saved on the stack.
Which register must be saved can be determined after the service program is
completely written.
              service movem.l d0/a0-a3,-(a7)
                                                 D0, A0, A1, A2, A3 to stack
                                          @08∋
```

