





## Unstable circuit – Ring oscillator





## Bistable circuit




## NOR-based SR flipflop




S	R	$Q_{n+1}$	$Q'_{n+1}$	Operation
0	0	$Q_n$	$Q'_n$	hold
1	0	1	0	set
0	1	0	1	reset
1	1	0	0	undefined




## Clock-triggered SR flipflop




$CK = 0 \Rightarrow S, R$  has no effect on  $Q, Q' \Rightarrow$  hold  
 $CK = 1, S = 1, R = 0 \Rightarrow$  set  
 $CK = 1, S = 0, R = 1 \Rightarrow$  reset  
 $CK = 1, S = 1, R = 1 \Rightarrow$  undefined



## NAND-based SR flipflop



S	R	$Q_{n+1}$	$Q'_{n+1}$	Operation
0	0	0	0	undefined
0	1	1	0	set
1	0	0	1	reset
1	1	$Q_n$	$Q'_n$	hold



## D flip-flop

