License: http://creativecommons.org/licenses/by-nc-nd/3.0/

2. The Pipeline

In pipelining multiple tasks (for example instructions) are executed in parallel.

To use the pipelining approach efficiently

- We must have tasks that are repeated many times on different data
- Tasks must be divided into small pieces (operations or actions) that can be performed in parallel.

An example for a pipeline: an automobile assembly line.

The task is the construction of a car.

This task is repeated many times for different cars.

The task consists of some steps (operations), such as assembling the doors, assembling the tires.

For each step there is a station in the pipeline (assembly line).

Each step operates in parallel with other steps but on a different car.

For example, while a worker is assembling the doors of the i^{th} car, another worker is assembling the tires of the $(i+1)^{th}$ car at the same time.

www.faculty.itu.edu.tr/buzluca www.buzluca.info


as outputs at the other end.

obtained at the output.



2013-2015 Dr. Feza BUZLUCA


2.1





New inputs are accepted at one end, before previously accepted inputs appear


@⊕⊜

When all stages of the pipeline is full, on each clock cycle a new result is









2.3 Throughput and Speedup provided by the pipeline

Because all stages proceed at the same time, the length of the period of the clock signal (cycle time) is determined by the time (delay) required for the slowest stage.

The cycle time (the period of the clock) $t_{\rm p}$ can be determined as follows:

$$t_p = \max(\tau_i) + d_r = \tau_M + d_r$$

t_p: cycle time

 τ_i : time delay of the circuitry in the ith stage

 τ_M : maximum stage delay (the slowest stage)

 d_r : time delay of the register



Speedup:

k: Number of stages in the pipeline

tp: cycle time

n: number of tasks

A total of k cycles are required to complete the execution of the first task (T1).

Required time: $T(1) = k \cdot tp$

Remaining n-1 tasks require (n-1) cycles. Time: (n-1)tp

Total required time for n tasks: (k+n-1)tp

tn : Required time for a task without pipelining

Speedup: $S = \frac{Execution \ time \ without \ the \ pipeline}{Execution \ time \ with \ the \ pipeline}$ $S = \frac{n \cdot t_n}{(k+n-1) \cdot t_n}$

$$S = \frac{n \cdot t_n}{(k+n-1) \cdot t_p}$$

If we have many tasks

$$S_{\lim_{n\to\infty} = \frac{t_n}{t_n}}$$

Under assumption tn = $k \cdot tp$

(If it is possible to divide the main task into k equal small operations.)

 $S_{max} = k$ (Theoretic maximum speedup)



Comments on speedup:

To improve the performance of the pipeline the tasks must be divided into balanced, small operations with equal (at least similar) durations.

If the durations of the operations are small then the clock cycle can be short.

Remember the slowest stage determines the clock cycle.

Effects of increasing the number of stages of a pipeline:

Advantage:

 If the task can be divided into many small operations, increasing the number of stages can increase the speed of the clock signal and consequently the speedup.

$$S_{max} = k$$

Disadvantages:

- The cost of the pipeline increases. At each stage of the pipeline, there is some overhead (cost, energy, space) because of registers.
- The completion time of the first task increases. $T(1)=k \cdot tp$
- Branch penalties in the instruction pipelines caused by control hazards increase. We will discuss branch penalties in the section "2.5 Pipeline hazards".

While designing a pipeline these advantages and disadvantages should be taken into consideration.

www.faculty.itu.edu.tr/buzluca

@ 0 \$ 0

2013-2015 Dr. Feza BUZLUCA :

20

Computer Architecture

Effects of task partitioning on the speedup:

If the task can be partitioned into small operations with small durations then a faster clock signal can be applied.

Assume that we have a task T with a total duration of 100 ns.

Assume that we can decompose this task in different ways.

Case A: We partition the task into 2 equal stages.

S1=50ns S2=50ns T:

If the delay of the registers is 5 ns then the clock cycle is $t_p = 50+5 = 55$ ns

Case B: We partition the task into 3 not balanced stages.

S1=25ns S2=25ns S3=50ns T: S3=50ns

The clock cycle is $t_p = 50+5 = 55$ ns (slowest stage $\tau_M = 50$ ns)

Although the pipeline has more stages, there is no speed improvement compared to case \emph{A} .


Besides, the cost of the pipeline is increased.

The completion time of the first task increases. $T(1)=k \cdot t_p$

www.faculty.itu.edu.tr/buzluca



Effects of task partitioning on the speedup: (cont'd) Case C: We partition the task into 3 stages with similar durations. \$1=30ns \$2=30ns \$3=40ns\$ T: The clock cycle is \$t_p = 40+5 = 45 ns (slowest stage \$t_M = 40ns\$)\$ The clock signal is faster compared to cases \$A\$ and \$B\$. Conclusion: The pipelining has advantages if a task can be partitioned into small and balanced operations. For example if we could partition the task into 5 operations each having the duration of 20ns we would have a clock cycle of 25ns.



Instruction Pipeline (cont'd)

The instruction cycle can be decomposed into 6 operations to gain more speedup:

- 1. Fetch instruction (FI): Read the next expected instruction into a buffer.
- 2. Decode instruction (DI): Determine the opcode and the operand specifiers.
- 3. Calculate addresses of operands (CO): Calculate the effective address.
- 4. Fetch operands (FO): Fetch each operand from memory.
- 5. Execute instruction (EI): Perform the indicated operation.
- 6. Write operand (WO): Store the result in memory.

Because of several factors this decomposition may not increase the performance so much.

Problems:

- The various stages will be of different durations.
- · Some instructions do not need all stages.
- Different segments can need memory access at the same time.

Therefore, some operations can be combined into same stage so that a pipeline with less (for example 4 or 5) and balanced stages is constructed. For example, 80468 had 5 stages.

There are also processors that include instruction pipelines with more stages. For example processors of Pentium 4 family included a pipeline with 20 stages. Here internal operations are decomposed into small actions.

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA

2 12

Computer Architecture

An (exemplary) instruction pipeline with 4 stages (segments)

- 1. FI (Fetch Instruction)
- 2. DA (Decode, Address)
- 3. FO (Fetch Operand)
- 4. EX (Execution): Performing the operation and updating the registers

In order to perform instruction and operand fetch operations at the same time we assume that the processor has separate instruction and data memories.

Timing Diagram for Instruction Pipeline Operation (ideal case):


Clock cycles Instructions (Task)	1	2	3	4	5	6	7	8
1	FI	DA	FO	EX₄				
2		FI	DA	FO	EX			
3			FΙ	DA	FO	EX		
4				FΙ	DA	FO	EX	
5					FI	DA	FO	EX


First instruction has been completed.
4 cycles

Just after one cycle the second instruction has been completed.

www.faculty.itu.edu.tr/buzluc







b. Conditional Branch:

In the case of a conditional branch instruction there are two cases;

1. condition is false (branch is not taken), 2. condition is true (branch is taken)

b1. Conditional Branch (if the condition is false):

If the condition is not true it is not necessary to stop or empty the pipeline, because the execution will continue with the next instruction.

Clock cycles Instructions	1	2	3	4	5	6
1	FΙ	DA	FO	EX⁴		
Conditional bra. 2		FI	DA	FO	EX⁴	
3			FI	DĄ.	FO	EX◆

The previous instruction sets the conditions (flags).

PC is not changed. No branch.

The instruction following the branch is executed.

Without considering the condition next instruction is fetched.

No need to empty. No branch penalty.

Here, the problem is that the branch instruction must be executed to determine whether the condition is true or not.

If condition is true a solution mechanism is necessary to prevent the program from running incorrectly as in the case of unconditional branches.

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 2

2.17

b2. Conditional Branch (if the condition is true): Condition is true. Clock cycles 2 3 5 6 The branch address is Instructions written to PC. FO EX FΙ DA PC = Target Conditional bra. 2 FI DA FO EX The pipeline must be emptied. 3 DA FΪ FO 4 FI DA The pipeline is FI emptied. Target FI DA Branch penalty: The target 3 clock cycles instruction of branch The duration of the branch penalty depends on the number and the operations of the stages in the pipeline. In this exemplary pipeline the branch penalty is 3 clock cycles, but in another type of a pipeline it can be different.

@09⊜

Pipeline Hazards (Conflicts) cont'd

2.5.2. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

a) Memory conflict: An operand read to or write from memory cannot be performed in parallel with an instruction fetch.

Solutions:

- Instructions must be executed in serial rather than parallel for a portion of the pipeline (stall). (Performance drops.)
- Harvard architecture: Separate memories for instructions and data.
- Instruction queue or cache memory: There are times during the execution of an instruction when main memory is not being accessed. This time could be used to prefetch the next instruction and write it to a queue (instruction buffer).
- b) Functional unit (ALU, FPU) conflict.

Solutions:

• Increasing available functional units and using multiple ALUs.

For example different ALUs can be used address calculation and data operations.

• Fully pipelining a functional unit (for example a floating point unit FPU)

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA 2

2 10

2.5.3. Data Conflict: There is a conflict in the access of a data location. If the problem is not solved the program produces an incorrect result because of the use of pipelining. a) Operand dependency: The operand of an instruction depends on the result of another instruction Example (68K): Clock cycles DATA is updated Instructions /EX DA FO ADD.W D1, DATA FI Operand dependency MOVE.W DATA, (A0) FO EX FI DA Previous value (not valid) of DATA is being fetched. b) Address Dependency: Data conflict can also occur on address registers (pointers). Example (68K): ADDA.W #2, **A0** MOVE.B (A0)+, D0

@⊕⊜

2.5.3. Data Conflict cont'd:

There are three types of data hazards:

• Read after write (RAW), or true dependency: An instruction modifies a register or memory location and a succeeding instruction reads the data in that memory or register location.

A hazard occurs if the read takes place before the write operation is complete.

 Write after read (WAR), or antidependency: An instruction reads a register or memory location and a succeeding instruction writes to the location.

A hazard occurs if the write operation completes before the read operation takes place.

• Write after write (WAW), or output dependency: Two instructions both write to the same location.


A hazard occurs if the write operations take place in the reverse order of the intended sequence.


www.faculty.itu.edu.tr/buzluca




2013-2015 Dr. Feza BUZLUCA

2 21







2.6 Solutions to Data Hazards (cont'd):

• Hardware interlock:

A hardware unit tracks all instructions and stops (stalls) the instruction fetch (FI) stage of the pipeline when a hazard is detected.

The instruction that causes the hazard is delayed (is not fetched) until the conflict is solved.

• Compiler-based Solutions:

These are software-based solutions. An additional hardware unit is not necessary.

- Delayed Load:
- a) The compiler inserts NOP (*No Operation*) instructions between the instructions that cause data hazards. (The performance drops.)

Example: ADD R1, R2, R3; R1←R2+R3

NOP NOP

SUB R4, R5, R1; R4←R5-R1

b) The compiler changes the order of the instruction if it is possible, without changing the algorithm of the program.

We will see these compiler-based solutions in the chapter "2.8 RISC Pipelining".

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLLICA 2

2 25

Computer Architecture

2.7 Dealing with branches:

Remember if there are branch/jump instructions in the program the pipeline must be stopped or emptied (slides 2.16, 2.18).

Otherwise the CPU will also execute the next instruction of the jump that should be skipped.

Stopping (stall) or emptying the pipeline decrease the performance of the system.

To avoid the decrease in performance, a mechanism that can fetch the target instruction of the branch instead of the next instruction would be useful.

The main problem is the **conditional branch** instruction because until the instruction is actually executed, it is impossible to determine whether the branch will be taken or not (slide 2.18).

To solve this problem prediction mechanisms are used.

Another problem is that the target address of the branch is determined in the execution cycle of the branch instruction.

Therefore it is unknown which is the target instruction to be fetched into the pipeline.

To solve this problem branch target table is used.

www.faculty.itu.edu.tr/buzluca



Solution mechanisms for branch problems: 2.7.1 Target Instruction prefetch: When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch. To determine the target of the branch in advance the branch target table is used. Branch target (buffer) table: In the branch target table, addresses of the conditional branch instructions and their target addresses (where they jump) are kept in an associative memory. There is a separate row for each conditional branch instruction that has recently run. The number is limited with the size of the table. With the help of this buffer the target instruction of the branch can be prefetch without calculating the branch address. Branch instruction addr. Target address One row for each conditional branch instruction that has recently run. @09⊜

Computer Architecture

2.7.2 Branch prediction:

Static branch prediction strategies:

- a) Always predict not taken: Always assumes that the branch will not be taken and fetches the next instruction in sequence.
- b) Always predict taken: Always predicts that the branch will be taken and fetches target instruction of the branch. (Performs better than a)

Studies analyzing program behavior have shown that conditional branches are taken more than 50% of the time.

Therefore; always prefetching from the branch target address should give better performance than always prefetching from the sequential path.

Dynamic branch prediction strategies:


Dynamic branch strategies record the history of all conditional branch instructions in the active program to predict whether the condition will be true or not.

One or more **prediction bits** (or counters) are associated with each conditional branch instruction in a program that reflect the recent history of the instruction.

These prediction bits are kept in a branch history table (See 2.29) and they provide information about the branch history of the instruction (branch was taken or not in previous runs).

www.faculty.itu.edu.tr/buzluca







1-bit dynamic prediction scheme:

For each conditional branch instruction one prediction bit (p_i) is stored.

The prediction bit only records whether the last execution of this instruction resulted in a branch or not.

If the branch was taken last time, the system predicts to take the branch next time.

Algorithm:

Fetch the ith conditional branch instruction

If $(p_i = 0)$ predict not to take the branch, prefetch the next instruction in sequence If $(p_i = 1)$ predict to take the branch, prefetch the target instruction of the branch

If the branch is really taken then $p_i\!\leftarrow\!\!1$

If the branch is not really taken then $p_i\!\leftarrow\!\!0$

www.faculty.itu.edu.tr/buzluc



12 2015 Dr. Fara BUZUUGA 2 3

Example: 1-bit dynamic prediction scheme and loops:

Prediction mechanisms are advantageous if there are loops in the program.

Example:

Decrement counter

BNZ LOOP ; Branch if not zero (conditional branch, it has a p bit)

; Next instruction after the loop

At the beginning the p bit of the BNZ is 1 (predict to take the branch). In the first run of the loop the prediction at BNZ will be correct and the pipeline will prefetch the correct instruction (beginning of the loop).

The p bit is not changed until the last run of the loop.

In the last run of the loop p bit is still 1 and the prediction is to take the branch; but as the counter is zero, the program will not jump and continue with the next instruction after the branch (misprediction).

As a result, in a loop with 100 runs there are 99 correct predictions and only one incorrect prediction.

After the loop the p bit of the BNZ is 0, because branch is not taken in last run.

What if this loop runs again, because it is nested in another bigger loop?

www.faculty.itu.edu.tr/buzluca



2013-2015 Dr. Feza BUZLUCA


2 31

Computer Architecture

Problem with the 1-bit dynamic prediction scheme:

Misprediction will occur **twice** for each use of the internal loop:

once in the first run, and once on exiting if the same loop is executed many times (nested).



Remember, in the previous example after exiting the loop the p bit of the internal BNZ LOOP was 0 (don't take the branch).

Now if the same loop runs again, in the first run the prediction about the BNZ will be "not to take the branch".

But the program will jump to the beginning of the loop (first misprediction).

Now the p bit will be 1 because branch is taken.

Until the last run of the loop predictions will be correct.


In the lust run of the loop there will be a misprediction like in the previous example (second misprediction).


www.faculty.itu.edu.tr/buzluc




013-2015 Dr. Feza BUZLUCA 2

2.32







2.7.3 Compiler-based solution:

Delayed branch:

• Optimized delayed branch:

The compiler changes the order of the instructions within a program, so that it is not necessary to stall or empty the pipeline due to the branch instructions.

This rearrangement of the instructions should not effect the behavior of the program.

With this method performance degradation is not encountered.

• Inserting NOOP (No Operation) instructions:

If it is not possible to change the order of the instructions the compiler inserts NOOP instructions after the branch instructions.

We will discuss these compiler based methods in the next chapter: 2.8 RISC pipelining

www.faculty.itu.edu.tr/buzluc



2.8 RISC Pipelining

In RISC processors most instructions are register to register.

A pipeline with two stages would be sufficient for these instructions:

I: Instruction fetch, A: ALU operation (execution) on registers

Only for load and store operations memory to register and register to memory instructions are necessary.

For these operation an additional stage (D) to access memory is necessary.

So an instruction pipeline for a RISC processor can be designed with 3 stages:



- I: Instruction Fetch
- · A: Decode, ALU Operation
- · D: Data, memory access

To increase the performance there are also RISC processors that include pipelines with more stages (4, 5 even more). For example,

MIPS R3000 has 5 stages

MIPS R4000 has 8 stages (superpipelined)

ARM7 has 3 stages, ARM Cortex-A8 has 13 stages.

www.faculty.itu.edu.tr/buzluca



013-2015 Dr. Feza BUZLUCA 2.

2 27

Computer Architecture

2.8.1 Example: A RISC Pipeline with 3 stages

- I (Instruction Fetch): Read the instruction from memory (Pointed by the PC)
- A (Decode, ALU Operation):

ALU is used for three different tasks:

- 1. Arithmetical and logical operations on registers
- 2. Memory address calculation in load/store instructions. LDL (R5)#10, R15
- 3. Relative addressing

 $PC \leftarrow PC+Y$

In stage A (ALU) the operation is performed and the result is written to the destination register (R or PC) in the same clock cycle.

• D (Data): This stage is only used for memory access by load/store instructions.


I and D stages try to access the memory at the same time.


To solve the resource conflict problem separate memories for instruction and data can be used (Harvard architecture).


Other solutions are instruction or data queues and cache memories.


www.faculty.itu.edu.tr/buzluca

















Important points about changing the order of the instructions:

An instruction from before the branch can be placed just after the branch.

Branch (condition or address) must not depend on moved instruction.

This method (if possible) always improves the performance (compared to NOOP).

Especially, for conditional branches, this procedure must be applied carefully.

If the condition that is tested for the branch is altered by the immediately preceding instruction, than the complier can not move this instruction after the branch.

In this case NOOP can be inserted.

Other possibilities:

Compiler can select instructions to move

- From branch target
- Must be OK to execute moved instruction even if the branch is not taken
- Improves performance when branch is taken
- From fall through (else)
- Must be OK to execute moved instruction even if the branch is taken
- Improves performance when branch is not taken

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013-2015 Dr. Feza BUZLUCA

2.45

Computer Architecture

2.8.2 A RISC Pipeline with 4 stages

Because of the simplicity and regularity of a RISC instruction set, the design of the pipeline with three or four stages is easily accomplished.

A RISC pipeline with four stages can be designed as follows:

- I (Instruction Fetch): Read the instruction from memory (Pointed by the PC)
- · R (Decode, Read register file)
- A (ALU Operation And register write)
- D (Data): Memory access by LOAD/STORE instructions.

Increasing the number of stages of the instruction pipeline can increase the speed of the clock, if the stages get smaller and faster (See 2.10).

But it also increases the penalties in case of conflicts.

In this exemplary pipeline with 4 stages, in delayed load solutions 2 NOOP instructions must be inserted.

Similarly, in delayed branch solutions 2 NOOP instructions must be moved after the branch.

www.faculty.itu.edu.tr/buzluc



