

Digital Electronic Circuits

Homework #4

(...to be returned due 30th April 2009, THURSDAY)

Ali Zeki

02/04/2009

Find the logic function corresponding to the **last digit of your student number** below.

☺ (*Happily, it is the same circuit you had designed as Homework #3. Isn't it?*) ☺

$$\begin{aligned} Z_0 &= [(A+B+C)(D+E)F] ' & Z_1 &= [AB+(C+D)+EF] ' & Z_2 &= [(A+B)(C+D+EF)] ' \\ Z_3 &= [(A+BC)DE+F] ' & Z_4 &= [ABC(DE+F)] ' & Z_5 &= [(AB+C)(D+E)F] ' \\ Z_6 &= [(A+BCD)(E+F)] ' & Z_7 &= [AB+C(D+EF)] ' & Z_8 &= [A(BC+DE+F)] ' \\ Z_9 &= [A+BC+DEF] ' \end{aligned}$$

- $V_{DD}=3.3V$.
- The model parameters for the MOSFETs are,
 $\mu_n=385\text{cm}^2V^{-1}s^{-1}$, $\mu_p=130\text{cm}^2V^{-1}s^{-1}$, $V_{T0n}=0.52V$, $V_{T0p}=-0.65V$
 $t_{ox}=7.5\text{nm}$, $\epsilon_0=8.85\times 10^{-14}\text{F/cm}$, $\epsilon_{ox,r}=3.9$
(body effect can be neglected)

By taking $W_n=W_p=5\mu\text{m}$ and $L_n=L_p=0.3\mu\text{m}$,

- Calculate V_{th} of the CMOS gate.
- Determine the worst-case τ_{PLH} and τ_{PHL} for an equivalent load capacitance of $C_L=0.25\text{pF}$ (*you can neglect the parasitic capacitances of the MOSFETs*).
- By simulating the circuit (*loaded by $C_L=0.25\text{pF}$*) with SPICE, determine V_{th} and the worst-case τ_{PLH} and τ_{PHL} delays.

SPICE model parameters for the MOSFETs (GAMMA is taken zero for avoiding body effect)
In the future, normally you should not !..

```
.MODEL NM NMOS LEVEL=1 VTO=.7 TOX=7.5E-9 KP=177E-6 UO=385 GAMMA=0
+ PHI=0.7 CGSO=87P CGDO=87P CGBO=27.9P PB=.6 CJ=1.78E-4 MJ=.481
+ CJSW=358P MJSW=.218 LAMBDA=.02
```

```
.MODEL PM PMOS LEVEL=1 VTO=-.7 TOX=7.5E-9 KP=59.8E-6 UO=130 GAMMA=0
+ PHI=0.7 CGSO=124P CGDO=.124N CGBO=40.3P PB=.6 CJ=1.83E-4 MJ=.526
+ CJSW=229P MJSW=.172 LAMBDA=.01
```