BASIC COMPUTER ORGANIZATION AND DESIGN

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

Computer Organization

Computer Organization

Basic Computer Organization & Design

Computer Architectures Lab

Computer Architectures Lab

THE BASIC COMPUTER The Basic Computer has two components, a processor and memory The memory has 4096 words in it 4096 = 2¹², so it takes 12 bits to select a word in memory Each word is 16 bits long

INTRODUCTION

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- · Modern processor is a very complex device
- · It contains
 - Many registers
 - Multiple arithmetic units, for both integer and floating point calculations
 - The ability to pipeline several consecutive instructions to speed execution
 - Etc
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the Basic Computer
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

.

Instruction codes

INSTRUCTIONS


- Program
 - A sequence of (machine) instructions
- (Machine) Instruction
 - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

Computer Organization

INSTRUCTION FORMAT

- A computer instruction is often divided into two parts
 - An opcode (Operation Code) that specifies the operation for that
 - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2¹²) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format



Computer Organization

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

Instruction codes

PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the Program Counter (PC) that holds the memory address of the next instruction to get
 - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this
 - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the Data Register (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)


Computer Architectures Lab

Basic Computer Organization & Design

Instruction codes

ADDRESSING MODES

- The address field of an instruction can represent either
 - Direct address: the address in memory of the data to use (the address of the operand), or
 - Indirect address: the address in memory of the address in memory of the data



Indirect addressing 35 1 ADD 300 1350 Operand

- Effective Address (EA)
 - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

Computer Organization

Computer Architectures Lab


Basic Computer Organization & Design


Instruction codes


PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
 - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
 - Input devices are considered to send 8 bits of character data to the processor
 - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device


Computer Organization







Computer Organization



COMMON BUS SYSTEM

 Three control lines, S₂, S₁, and S₀ control which register the bus selects as its input

S ₂	S ₁	S ₀	Register
0	0	0	X
0	0	1	AR
0	1	0	PC
0	1	1	DR
1	0	0	AC
1	0	1	IR
1	1	0	TR
1	1	1	Memory

- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
 - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

15

Instructions

BASIC COMPUTER INSTRUCTIONS

Hex Code		Code	
Symbol	I = 0	l = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	78	00	Clear AC
CLE	74	00	Clear E
CMA	72	00	Complement AC
CME	71	00	Complement E
CIR	70	80	Circulate right AC and E
CIL	70	40	Circulate left AC and E
INC	70	20	Increment AC
SPA	70		Skip next instr. if AC is positive
SNA	70		Skip next instr. if AC is negative
SZA	70		Skip next instr. if AC is zero
SZE	70		Skip next instr. if E is zero
HLT	70	01	Halt computer
INP	F8	00	Input character to AC
OUT		00	Output character from AC
SKI	F2	00	Skip on input flag
SKO	F1	00	Skip on output flag
ION	F0	80	Interrupt on
IOF	F0	40	Interrupt off

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

1

Instructions

BASIC COMPUTER INSTRUCTIONS

Basic Computer Instruction Format

Memory-Reference Instructions (OP-code = 000 ~ 110)

15 14 12 11 0 I Opcode Address

Register-Reference Instructions (OP-code = 111, I = 0)

15 12 11 0 0 1 1 1 Register operation

Input-Output Instructions (OP-code =111, I = 1)

15 12 11 0 1 1 1 1 I/O operation

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

16

Instructions

INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

Transfer Instructions

- Data transfers between the main memory and the processor registers
- LDA, STA

Control Instructions

- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions


- Input and output
- INP, OUT


Computer Organization

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- · Control units are implemented in one of two ways
- Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

Computer Organization

Computer Architectures Lab





Basic Computer Organization & Design

Computer Organization

20

INSTRUCTION CYCLE


- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle

Computer Organization

Computer Architectures Lab

FETCH and DECODE

 Fetch and Decode T0: AR \leftarrow PC (S₀S₁S₂=010, T0=1) T1: IR ← M [AR], PC ← PC + 1 (S0S1S2=111, T1=1) T2: D0, ..., D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)



Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

Instruction Cycle

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$. I = 0
- Register Ref. Instr. is specified in $b_0 \sim b_{11}$ of IR Execution starts with timing signal T_3


r = D₇ I'T₃ => Register Reference Instruction $B_i = IR(i)$, i=0,1,2,...,11

CLA CLE CMA CME CIR CIL INC	r: rB ₁₁ : rB ₁₀ : rB ₉ : rB ₈ : rB ₇ : rB ₆ : rB ₅ :	$SC \leftarrow 0$ $AC \leftarrow 0$ $E \leftarrow 0$ $AC \leftarrow AC'$ $E \leftarrow E'$ $AC \leftarrow \text{shr AC, AC(15)} \leftarrow E, E \leftarrow AC(0)$ $AC \leftarrow \text{shl AC, AC(0)} \leftarrow E, E \leftarrow AC(15)$ $AC \leftarrow AC \leftarrow$
-		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB _s :	AC ← AC + 1
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB ₃ :	if (AC(15) = 1) then (PC ← PC+1)
SZA	rB ₂ :	if (AC = 0) then (PC ← PC+1)
SZE	rB₁:	if (E = 0) then (PC ← PC+1)
HLT	rB ₀ :	S ← 0 (S is a start-stop flip-flop)

Computer Organization

Computer Architectures Lab

DETERMINE THE TYPE OF INSTRUCTION



Computer Organization

Basic Computer Organization & Design

Computer Architectures Lab

Basic Computer Organization & Design

MR Instructions

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D_0	$AC \leftarrow AC \land M[AR]$
ADD	D₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D,	AC ← M[AR]
STA	$\overline{D_3}$	M[AR] ← AC
BUN	$D_\mathtt{A}^{o}$	PC ← AR
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	\mathbf{D}_{6}°	M[AR] ← M[AR] + 1, if M[AR] + 1 = 0 then PC ← PC+1

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal \dot{T}_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

Computer Organization

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 $D_2^T T_5$: AC \leftarrow DR, SC \leftarrow 0

STA: Store AC

 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_aT_a : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address $M[AR] \leftarrow PC, PC \leftarrow AR + 1$

> Memory, PC, AR at time T4 Memory, PC after execution 20 0 BSA 20 0 BSA 135 PC = 21 Next instruction 21 Next instruction AR = 135 135 21 136 Subroutine PC = 136 Subroutine BUN 135 BUN 135 Memory

Computer Organization

Computer Architectures Lab

Memory

Basic Computer Organization & Design MR Instructions FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS Memory-reference instruction $M[AR] \leftarrow AC$ DR ← M[AR] $DR \leftarrow M[AR]$ DR ← M[AR] AC ← AC ∧ DR AC ← AC + DR AC ← DR SC ← 0 $SC \leftarrow 0$ E ← Cout SC ← 0 D₄T D_6T_4 PC ← AR M[AR] ← PC $DR \leftarrow M[AR]$ AR ← AR + 1 DR ← DR + 1 PC ← AR SC ← 0 M[AR] ← DR If (DR = 0)then (PC ← PC + 1) SC ← 0 Computer Organization Computer Architectures Lab

MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1

 $D_{\epsilon}T_{\epsilon}$: PC \leftarrow AR, SC \leftarrow 0

ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR]

 D_eT_e : DR \leftarrow DR + 1

 $D_e^*T_a$: MIARI \leftarrow DR. if (DR = 0) then (PC \leftarrow PC + 1). SC \leftarrow 0

Computer Organization

Computer Architectures Lab


Basic Computer Organization & Design

I/O and Interrupt

INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer

· Input-Output Configuration




- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

Computer Organization

I/O and Interrupt

PROGRAM CONTROLLED DATA TRANSFER



Basic Computer Organization & Design

31

I/O and Interrupt

PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
 - Continuous CPU involvement I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP, SKI DEV BUN LOOP INP DEV

Output

LOOP, LDA DATA LOP, SKO DEV BUN LOP OUT DEV

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

 $IR(i) = B_i$, $i = 6, ..., 11$

	p:	SC ← 0	Clear SC
INP	pB ₁₁ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	pB ₁₀ :	OUTR \leftarrow AC(0-7), FGO \leftarrow 0	Output char. from AC
SKI	pB ₉ :	if(FGI = 1) then (PC \leftarrow PC + 1)	Skip on input flag
SKO	pB ₈ :	if(FGO = 1) then (PC \leftarrow PC + 1)	Skip on output flag
ION	pB ₇ :	IEN ← 1	Interrupt enable on
IOF	pB ₆ :	IEN ← 0	Interrupt enable off

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design


32

INTERRUPT INITIATED INPUT/OUTPUT

- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

Computer Organization

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design

I/O and Interrupt

FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt?

Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?


Should any device be allowed to interrupt the CPU while another interrupt is being serviced?

How can the situation be handled when two or more interrupt requests occur simultaneously?

Computer Organization

Computer Architectures Lab

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle - R F/F \leftarrow 1 if IEN (FGI + FGO)T₀'T₁'T₂' \Leftrightarrow T₀'T₁'T₂' (IEN)(FGI + FGO): R \leftarrow 1

- The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:


Basic Computer Organization & Design

 RT_0 : $AR \leftarrow 0$, $TR \leftarrow PC$

RT₁: M[AR] \leftarrow TR, PC \leftarrow 0

RT₂: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

Computer Organization



Basic Computer Organization & Design 37 COMPLETE COMPUTER DESCRIPTION Microoperations

```
Fetch
                          R'T<sub>0</sub>:
                                                 AR ← PC
                          R'T<sub>1</sub>:
R'T<sub>2</sub>:
                                                  IR ← MIARI, PC ← PC + 1
                                                 D0, ..., D7 ← Decode IR(12 ~ 14),
Decode
                                                               AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
                          D<sub>7</sub>'IT<sub>3</sub>:
                                                 AR \leftarrow M[AR]
Indirect
Interrupt
      T_0'T_1'T_2'(IEN)(FGI + FGO):
                                                 R ← 1
                                                  AR ← 0, TR ← PC
                           RT<sub>0</sub>:
                                                 M[AR] \leftarrow TR, PC \leftarrow 0

PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                           RT₁:
                          RT<sub>2</sub>:
Memory-Reference
   AND
                          D_0T_4:
                                                 DR \leftarrow M[AR]
                                                 AC ← AC ∧ DR, SC ← 0
   ADD
                                                  DR ← M[AR]
                                                  AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
   LDA
                                                  DR \leftarrow M[AR]
                                                  AC ← DR, SC ← 0
                          D<sub>2</sub>T<sub>5</sub>:
D<sub>3</sub>T<sub>4</sub>:
   STA
                                                  M[AR] \leftarrow AC, SC \leftarrow 0
   BUN
                                                 PC ← AR. SC ← 0
   BSA
                                                  M[AR] ← PC, AR ← AR + 1
                                                 PC ← AR. SC ← 0
   ISZ
                                                 DR ← M[AR]
                                                 DR ← DR + 1
                                                  M[AR] \leftarrow DR, if(DR=0) then (PC \leftarrow PC + 1),
```

Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design 39 Design of Basic Computer

DECOLOR OF DACIO COMPUTED (DO)

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S₂, S₁, S₀ Controls to select a register for the bus
- AC, and Adder and Logic circuit


Computer Organization

Computer Architectures Lab

Basic Computer Organization & Design uter Organization & Design 38 COMPLETE COMPUTER DESCRIPTION Microoperations Register-Reference (Common to all register-reference instr) $IR(i) = B_i$ (i = 0,1,2, ..., 11) SC ← 0 AC ← 0 rB11: rB₁₀: rB₉: rB₈: rB₇: rB₆: CLE E ← 0 CMA AC ← AC' CME E ← E' $AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$ CIR $AC \leftarrow shl\ AC,\ AC(0) \leftarrow E,\ E \leftarrow AC(15)$ CIL rB₅: rB₄: INC $AC \leftarrow AC + 1$ SPA If(AC(15) =0) then $(PC \leftarrow PC + 1)$ If(AC(15) =1) then (PC ← PC + 1) SNA rB₃: rB₂: rB₁: SZA If (AC = 0) then $(PC \leftarrow PC + 1)$ SZE If (E=0) then $(PC \leftarrow PC + 1)$ HLT Input-Output $D_7IT_3 = p$ (Common to all input-output instructions) IR(i) = B (i = 6.7, 8.9, 10, 11)SC ← 0 pB₁₁: $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ $OUTR \leftarrow AC(0-7), FGO \leftarrow 0$ pB₁₀: pB₉: pB₈: OUT SKI If(FGI=1) then (PC ← PC + 1) SKO If(FGO=1) then (PC ← PC + 1) ION pB₇: IÈN ← 1 IOF IEN ← 0

Computer Organization

Computer Architectures Lab



Computer Organization

