

Instruction Set www.ti.com

3.4.5 Instruction Set Description

The instruction map is shown in Figure 3-12 and the complete instruction set is summarized in Table 3-17.




Figure 3-12. Core Instruction Map

Table 3-17. MSP430 Instruction Set

Mnemonic		Description		V	N	Z	С
ADC(.B) (1)	dst	Add C to destination	$dst + C \rightarrow dst$	*	*	*	*
ADD(.B)	src,dst	Add source to destination	$src + dst \rightarrow dst$	*	*	*	*
ADDC(.B)	src,dst	Add source and C to destination	$src + dst + C \rightarrow dst$	*	*	*	*
AND(.B)	src,dst	AND source and destination	src .and. dst \rightarrow dst	0	*	*	*
BIC(.B)	src,dst	Clear bits in destination	not.src .and. dst \rightarrow dst	-	-	-	-
BIS(.B)	src,dst	Set bits in destination	$\text{src .or. dst} \rightarrow \text{dst}$	-	-	-	-
BIT(.B)	src,dst	Test bits in destination	src .and. dst	0	*	*	*
BR ⁽¹⁾	dst	Branch to destination	$dst \to PC$	-	-	-	-
CALL	dst	Call destination	$\text{PC+2} \rightarrow \text{stack, dst} \rightarrow \text{PC}$	-	-	-	-
CLR(.B) (1)	dst	Clear destination	$0 \to \text{dst}$	-	-	-	-
CLRC (1)		Clear C	$0 \rightarrow C$	-	-	-	0
CLRN ⁽¹⁾		Clear N	$0 \rightarrow N$	-	0	-	-
CLRZ ⁽¹⁾		Clear Z	$0 \rightarrow Z$	-	-	0	-
CMP(.B)	src,dst	Compare source and destination	dst - src	*	*	*	*
DADC(.B) (1)	dst	Add C decimally to destination	$\text{dst + C} \rightarrow \text{dst (decimally)}$	*	*	*	*
DADD(.B)	src,dst	Add source and C decimally to dst	$\text{src + dst + C} \rightarrow \text{dst (decimally)}$	*	*	*	*
DEC(.B) (1)	dst	Decrement destination	$dst - 1 \rightarrow dst$	*	*	*	*

⁽¹⁾ Emulated Instruction



Instruction Set www.ti.com

Table 3-17. MSP430 Instruction Set (continued)

Mnemonic		Description		٧	N	Z	С
DECD(.B) (1)	dst	Double-decrement destination	dst - 2 → dst	*	*	*	*
DINT (1)		Disable interrupts	$0 \rightarrow GIE$	-	-	-	-
EINT (1)		Enable interrupts	$1 \rightarrow GIE$	-	-	-	-
INC(.B) (1)	dst	Increment destination	$dst +1 \rightarrow dst$	*	*	*	*
INCD(.B) (1)	dst	Double-increment destination	$dst+2 \rightarrow dst$	*	*	*	*
INV(.B) (1)	dst	Invert destination	$. not. dst \rightarrow dst$	*	*	*	*
JC/JHS	label	Jump if C set/Jump if higher or same		-	-	-	-
JEQ/JZ	label	Jump if equal/Jump if Z set		-	-	-	-
JGE	label	Jump if greater or equal		-	-	-	-
JL	label	Jump if less		-	-	-	-
JMP	label	Jump	$PC + 2 \times offset \rightarrow PC$	-	-	-	-
JN	label	Jump if N set		-	-	-	-
JNC/JLO	label	Jump if C not set/Jump if lower		-	-	-	-
JNE/JNZ	label	Jump if not equal/Jump if Z not set		-	-	-	-
MOV(.B)	src,dst	Move source to destination	$src \rightarrow dst$	-	-	-	-
NOP (2)		No operation		-	-	-	-
POP(.B) (2)	dst	Pop item from stack to destination	$@SP \rightarrow dst, SP+2 \rightarrow SP$	-	-	-	-
PUSH(.B)	src	Push source onto stack	$SP \textbf{-} 2 \to SP,src \to @SP$	-	-	-	-
RET ⁽²⁾		Return from subroutine	$@SP \rightarrow PC, SP + 2 \rightarrow SP$	-	-	-	-
RETI		Return from interrupt		*	*	*	*
RLA(.B) (2)	dst	Rotate left arithmetically		*	*	*	*
RLC(.B) (2)	dst	Rotate left through C		*	*	*	*
RRA(.B)	dst	Rotate right arithmetically		0	*	*	*
RRC(.B)	dst	Rotate right through C		*	*	*	*
SBC(.B) (2)	dst	Subtract not(C) from destination	$dst + 0FFFFh + C \rightarrow dst$	*	*	*	*
SETC (2)		Set C	$1 \rightarrow C$	-	-	-	1
SETN ⁽²⁾		Set N	$1 \rightarrow N$	-	1	-	-
SETZ (2)		Set Z	$1 \rightarrow Z$	-	-	1	-
SUB(.B)	src,dst	Subtract source from destination	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBC(.B)	src,dst	Subtract source and not(C) from dst	$dst + .not.src + C \rightarrow dst$	*	*	*	*
SWPB	dst	Swap bytes		-	-	-	-
SXT	dst	Extend sign		0	*	*	*
TST(.B) (2)	dst	Test destination	dst + 0FFFFh + 1	0	*	*	1
XOR(.B)	src,dst	Exclusive OR source and destination	$\text{src .xor. dst} \to \text{dst}$	*	*	*	*

Emulated Instruction

CPU