

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; **OCTAL D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUT

The SN54/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

The SN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- Eight Latches in a Single Package
- · 3-State Outputs for Bus Interfacing
- · Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

PIN NAMES

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L. I	0.25 U.L.

LOADING (Note a)


$D_0 - D_7$	Data Inputs	0.5 U.L.	0.25 U.L.
LE	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
<u>CP</u>	Clock (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
OE	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$0_0 - 0_7$	Outputs (Note b)	65 (25) U.L.	15 (7.5) U.L.

- a) 1 TTL Units Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS373 SN54/74LS374


OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS: **OCTAL D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY




CONNECTION DIAGRAM DIP (TOP VIEW)

SN54/74LS373



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



SN54/74LS374

SN54/74LS373 • SN54/74LS374

TRUTH TABLE

LS373

D _n	D _n LE		On
Н	Н	L	Н
L	Н	L	L
Х	L	L	Q ₀
Х	Х	Н	Z*

Dn	LE	OE	On
Н	н		Н
L	4	L	L
Х	Х	Н	Z*

V_{CC} = PIN 20 GND = PIN 10

= PIN NUMBERS

LS374

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


Z = High Impedance

LOGIC DIAGRAMS

SN54LS/74LS373



SN54LS/74LS374



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

^{*} Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).

SN54/74LS373 • SN54/74LS374

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	HIGH Voltage for
V	Input LOW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	v	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	-18 mA
Vari	Output HIGH Voltage	54	2.4	3.4		V	V _{CC} = MIN, I _{OH}	= MAX, V _{IN} = V _{IH}
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V _{IL} per Truth T	able
Voi	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	per Truth Table
lozh	Output Off Current HIGH				20	μΑ	V _{CC} = MAX, V _{Ol}	J⊤ = 2.7 V
lozL	Output Off Current LOW				-20	μΑ	V _{CC} = MAX, V _{Ol}	J⊤ = 0.4 V
1	Input HICH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
IH	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN}	= 0.4 V
los	Short Circuit Current (Note 1)		-30		-130	mA	V _{CC} = MAX	
Icc	Power Supply Current				40	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

		Limits							
			LS373		LS374				
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency				35	50		MHz	
[†] PLH [†] PHL	Propagation Delay, Data to Output		12 12	18 18				ns	C: - 45 pE
[†] PLH [†] PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
[†] PZH [†] PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns	
[†] PHZ [†] PLZ	Output Disable Time		12 15	20 25		12 15	20 25	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits				
		LS373		LS374		
Symbol	Parameter	Min	Max	Min	Max	Unit
t _W	Clock Pulse Width	15		15		ns
t _S	Setup Time	5.0		20		ns
t _h	Hold Time	20		0		ns

DEFINITION OF TERMS

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

SN54/74LS373

AC WAVEFORMS





Figure 1






Figure 3

AC LOAD CIRCUIT




Figure 4

SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
^t PZL	Closed	Open
^t PLZ	Closed	Closed
tpH7	Closed	Closed

SN54/74LS374

AC WAVEFORMS





Figure 5






Figure 7

AC LOAD CIRCUIT





Figure 8

SWITCH POSITIONS


SYMBOL	SW1	SW2
^t PZH	Open	Closed
^t PZL	Closed	Open
^t PLZ	Closed	Closed
^t PHZ	Closed	Closed

Case 751D-03 DW Suffix 20-Pin Plastic **SO-20 (WIDE)** -A-<u>П-П-П-П-П-П-П-П-</u> 20 11 **P** $| \oplus | 0.25 \overline{(0.010)} \ \overline{\text{M}} | B \overline{\text{M}} |$ -B-_#_H_H_H_H_H_H ⇒ G⊸ - R X 45° -T-С SEATING PLANE Κ → D 20 PL

Case 732-03 J Suffix 20-Pin Ceramic Dual In-Line



Case 738-03 N Suffix 20-Pin Plastic



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. 751D-01, AND -02 OBSOLETE, NEW STANDARD 751D-03.

	MILLIM	ETERS	INC	HES	
DIM	MIN MAX		MIN	MAX	
Α	12.65	12.95	0.499	0.510	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.50	0.90	0.020	0.035	
G	1.27	BSC	0.050 BSC		
J	0.25	0.32	0.010	0.012	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

- NOTES:
 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	23.88	25.15	0.940	0.990	
В	6.60	7.49	0.260	0.295	
С	3.81	5.08	0.150	0.200	
D	0.38	0.56	0.015	0.022	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100 BSC		
Н	0.51	1.27	0.020	0.050	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	7.62 BSC		0.300 BSC		
M	0°	15°	0°	15°	
N	0.25	1.02	0.010	0.040	

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.

 CONTROLLING DIMENSION: INCH.

 DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 5. 738-02 OBSOLETE, NEW STANDARD 738-03.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.66	27.17	1.010	1.070
В	6.10	6.60	0.240	0.260
С	3.81	4.57	0.150	0.180
D	0.39	0.55	0.015	0.022
E	1.27 BSC		0.050 BSC	
F	1.27	1.77	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, I JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

JAPAN. Nippon violotola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.	i
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Ta	P

SYN	BOL	SW1	SW2
tp MK14.5BE	ZE _{ngland}	Open	Closed
tp	ZL .	Closed	Open
a r Formuu: tp	LZ	Closed	Closed

