
HM6116LP-2, HM6116LP-3, -HM6116LP-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

- Single 5V Supply and High Density 24 Pin Package
- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 10µW (typ.) Low Power Operation: Operation: 160mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time
- Capability of Battery Back up Operation

FUNCTIONAL BLOCK DIAGRAM




BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	-0.5* to +7.0	V
Operating Temperature	T.,,	0 to +70	*C
Storage Temperature	Tele	-55 to +125	°C
Temperature Under Bias	T	-10 to +85	.c
Power Dissipation	Pτ	1.0	w

^{*} Pulse Width 50ns: -3.5V

TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	Isa, Isa	High Z	
L	L	H	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc.	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)



PIN ARRANGEMENT

. —		¬,
A7 1	_	24 Vcc
A6 2		23 As
===		
As 3		22 As
A4 4		21 WE
. =		===
Au 5		20 OE
A2 6		19 A10
Ai 7		18 CS
=		
An 8		17 I/Os
I/O ₁ 9		16 1/07
1/02 10		15 I/Oa
🖽		\equiv
1/O ₃ 11		14 1/04
GND 12		13 1/04
		J
· · · · · · · · · · · · · · · · · · ·		
	(Top View)	

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Item	Symbol	min	typ	max	Unit	
Supply Voltage	Vec	4.5	5.0	5.5	V	
	GND	0	0	0	V	
Input Voltage	Vin	2.2	3.5	6.0	V	
	VIL	-3.0°	_	0.8	V	

Pulse Width: 50ns, DC: Ves min - : 0.3V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} =5V ±10%, GND=0V, T_a =0 to +70°C)

		T . C . P	H!	M6116LP	-2	НМ			
ltem	Symbol Test Conditions		min	typ*	max	min	typ*	max	Unit
Input Leakage Current	11	Vcc - 5.5V, V., - GND to Vcc	_	-	2	-	_	2	μA
Output Leakage Current	11401	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$, $V_{I=0} = \overline{GND}$ to V_{CC}	_	-	2	-	_	2	μΑ
Operating Power Supply Current Icc 1	1 cc	CS = V/L, I/ 0-0mA		35	70		30	60	mA
	Ice 1 **	$V_{IH} = 3.5 \text{V}, V_{IL} = 0.6 \text{V}, I_{I=0} = 0 \text{mA}$		30		-	25	_	mA
Average Operating Current	lee:	min. cycle, duty = 100%	_	35	70		30	60	mA
C	Isa	CS - VIH		4	12	_	4	12	mA
Standby Power Supply Current Iss:	Isai	$\overline{CS} \ge V_{CC} - 0.2V, \ V_{cl} \ge V_{CC} - 0.2V$ or $V_{cl} \le 0.2V$	_	2	50	-	2	50	μА
Output Voltage	ļ ,,	1σε = 4mA			0.4		_	_	.,
	Vot	1οι = 2.1mA	-	_	_	_	_	0.4	1 v
	Von	Iон = -1.0mA	2.4		_	2.4	_	-	v

^{* :} V. . - 5V. Ta - 25'C

\blacksquare AC CHARACTERISTICS ($Vcc=5V \pm 10\%$, Ta=0 to $+70^{\circ}C$)

•AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

• READ CYCLE

Item	6	HM6116LP-2		HM6116LP-3		HM6116LP-4			
	Symbol	min	max	min	max	min	max	Unit	
Read Cycle Time	1 ac	120	-	150		200	-	ns	
Address Access Time	tas		120		150		200	ns	
Chip Select Access Time	tacs	_	120	_	150	_	200	ns	
Chip Selection to Output in Low Z	ters	10	_	15	_	15	-	ns	
Output Enable to Output Valid	tos	_	80		100	_	120	ns	
Output Enable to Output in Low Z	torz	10	-	15		15	_	ns	
Chip Deselection to Output in High Z	tcnz	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	lonz	0	40	0	50	0	60	ns	
Output Hold from Address Change	10#	10	_	15		15	_	ns	

^{* * :} Reference Only

• WRITE CYCLE

Îtem	6	HM61	HM6116LP-2 HM6116L		6LP-3 HM6116		16LP-4	Unit
	Symbol	min	max	min	max	mìn	max	Unit
Write Cycle Time	t wc	120	_	150	_	200		ns
Chip Selection to End of Write	tew	70	_	90	_	120		ns
Address Valid to End of Write	f AW	105		120	_	140		ns
Address Set Up Time	tas	20	_	20		20	_	ns
Write Pulse Width	twp	70	-	90	_	120	_	hs
Write Recovery Time	twe	5	_	10	_	10		ns
Output Disable to Output in High Z	tonz	0	40	0	50	0	60	hs
Write to Output in High Z	twnz	0	50	0	60	0	60	ns
Data to Write Time Overlap	tow	35	_	40	_	60	_	hs
Data Hold from Write Time	1 DH	5		10		10		ns
Output Active from End of Write	tow	5		10		10	_	ns


\blacksquare CAPACITANCE (f=1MHz, Ta=25°C)

ltem	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	С.,	V., - 0 V	3	5	pF
Input/Output Capacitance	Ci o	V _{1 0} -0V	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


●Read Cycle (1) (1)



● Read Cycle (2)




• Read Cycle (3)




- NOTES: 1. WE is High for Read Cycle.

 - Device is continuously selected, CS = V_{IL}.
 Address Valid prior to or coincident with CS transition Low.
 OE = V_{IL}.

Write Cycle (1)



• Write Cycle (2) (5)



NOTES: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE

transition, output remain in a high impedance


- 5. \overrightarrow{OE} is continuously low. $(\overrightarrow{OE} = V_{IL})$
- 6. Dout is the same phase of write data of this write cycle.
- D_{out} is the read data of next address.
 If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


BLOW Vcc DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)


Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data.Retention	VDR	$\overline{\text{CS}} \ge V_{cc} - 0.2 \text{V}, V_{} \ge V_{cc} - 0.2 \text{V} \text{ or } V_{} \le 0.2 \text{V}$	2.0		T -	V
Data Retention Current	Iccon*	Vcc - 3.0 V, CS ≥ 2.8 V, V., ≥ 2.8 V or V., ≤ 0.2 V	_		30	μA
Chip Deselect to Data Retention Time	LCDR	See Retention Waveform	0	_	_	пѕ
Operation Recovery Time	t n	See Retention waveform	t ac**	-	-	ns


- * 10 μ A max at $T\alpha$ =0°C to +40°C, V_{IL} min = -0.3 V * * t_{RC} =Read Cycle Time.


●Low Vcc Data Retention Waveform



































STANDBY CURRENT vs. INPUT VOLTAGE

