Chisel Bootcamp

Jonathan Bachrach

EECS UC Berkeley

June 8, 2012

Scala Functional

```
\begin{array}{lll} \operatorname{def} & f & (x: \; \operatorname{Int}) \; = \; 2 \; * \; x \\ \\ \operatorname{def} & g & (xs: \; \operatorname{List}[\operatorname{Int}]) \; = \; xs.\operatorname{map}(f) \end{array}
```


Scala Object Oriented


```
object Blimp {
  var numBlimps = 0
  def apply (r: Double) = {
    numBlimps += 1
    new Blimp(r)
Blimp.numBlimps
Blimp (10.0)
class Blimp(r: Double) {
  val rad = r
  println("Another Blimp")
class Zep(r: Double) extends Blimp(r)
```

Scala Console

```
scala
1 + 2
def f (x: Int) = 2 * x
f(4)
```


Algebraic Graph Construction






Creating Component

```
class Max2 extends Component {
  val io = new Bundle {
    val x = UFix(width =
      8).asInput
  val y = UFix(width =
      8).asInput
  val z = UFix(width =
      8).asOutput }
  io.z := Mux(io.x > io.y,
      io.x, io.y)
}
```




Connecting Components


```
val m1 = new
   Max2()
m1.io.x := a
m1.io.y := b
val m2 = new
   Max2()
m2.io.x := c
m2.io.y := d
val m3 = new
   Max2()
m3.io.x :=
   m1.io.z
m3.io.y :=
   m2.io.z
```



Defining Construction Functions




Max2(x, y)




Functional Construction

Reduce(Array(a, b, c, d), Max2)



Example

```
class GCD extends Component
  val io = new Bundle {
    val a = UFix(16,
       INPUT)
    val b = UFix(16,
       INPUT)
    val z = UFix(16,
       OUTPUT)
    val valid =
       Bool (OUTPUT) }
  val x = Reg(resetVal =
     io.a)
  val y = Reg(resetVal =
     io.b)
 when (x > y) {
   x := x - y
  } .otherwise {
   y := y - x
```



Literals

```
Bits (1) // decimal 1-bit literal from Scala Int.
Bits("ha") // hexadecimal 4-bit literal from string.
Bits("o12") // octal 4-bit literal from string.
Bits("b1010") // binary 4-bit literal from string.
             // signed decimal 4-bit literal from Scala Int.
Fix (5)
Fix (-8)
             // negative decimal 4-bit literal from Scala
   Int.
UFix(5)
             // unsigned decimal 3-bit literal from Scala
   Int.
Bool(true) // Bool literals from Scala literals.
Bool(false)
```

Literals

```
Bits("h_dead_beef") // 32-bit literal of type Bits.
Bits(1) // decimal 1-bit literal from Scala Int.
Bits("ha", 8) // hexadecimal 8-bit literal of type Bits.
Bits("o12", 6) // octal 6-bit literal of type Bits.
Bits("b1010", 12) // binary 12-bit literal of type Bits.


Fix(5, 7) // signed decimal 7-bit literal of type
Fix.

UFix(5, 8) // unsigned decimal 8-bit literal of type
UFix.
```

Combinational Circuits

```
(a & b) | (~c & d)
```

Building Graphs



Bitwise operators

Valid on Bits, Fix, UFix, Bool.

```
// Bitwise -NOT
val invertedX = ~x
// Bitwise -AND
val hiBits = x & Bits("h_ffff_0000")
// Bitwise -OR
val flagsOut = flagsIn | overflow
// Bitwise -XOR
val flagsOut = flagsIn ^ toggle
```

Bitwise reductions

Valid on Bits, Fix, and UFix. Returns Bool.

```
// AND-reduction
val allSet = andR(x)
// OR-reduction
val anySet = orR(x)
// XOR-reduction
val parity = xorR(x)
```

Equality comparison

Valid on Bits, Fix, UFix, and Bool. Returns Bool.

```
// Equality
val equ = x === y
// Inequality
val neq = x != y
```

Shifts

Valid on Bits, Fix, and UFix.

```
// Logical left shift. val twoToTheX = Fix(1) << x // Right shift (logical on Bits & UFix, arithmetic on Fix). val hiBits = x >> UFix(16)
```

Bitfield manipulation

Valid on Bits, Fix, UFix, and Bool.

```
// Extract single bit, LSB has index 0.
val xLSB = x(0)
// Extract bit field from end to start bit pos.
val xTopNibble = x(15,12)
// Replicate a bit string multiple times.
val usDebt = Fill(3, Bits("hA"))
// Concatenates bit fields, w/ first arg on left
val float = Cat(sgn, exp, man)
```

Logical Operations

Valid on Bools.

```
// Logical NOT.
val sleep = !busy
// Logical AND.
val hit = tagMatch && valid
// Logical OR.
val stall = src1busy || src2busy
// Two-input mux where sel is a Bool.
val out = Mux(sel, inTrue, inFalse)
```

Arithmetic operations

Valid on Nums: Fix and UFix.

```
// Addition.
val sum = a + b
// Subtraction.
val diff = a - b
// Multiplication.
val prod = a * b
// Division.
val div = a / b
// Modulus
val mod = a % b
```

Arithmetic comparisons

Valid on Nums: Fix and UFix. Returns Bool.

```
// Greater than.
val gt = a > b
// Greater than or equal.
val gte = a >= b
// Less than.
val lt = a < b
// Less than or equal.
val lte = a <= b</pre>
```

Bitwidth Inference

bit width
wz = max(wx, wy)
wz = wx + wy
wz = wx + maxNum(n)
wz = wx - minNum(n)
wz = wx + wy
wz = wx * maxNum(n)

chisel repo

```
# chisel scala source code
src
                      # chisel emulator source code
csrc
doc
                       # documentation
www
                        # web sources
tutorial
                       # tutorial project
tutorial/src
              # tutorial source code
tutorial/sbt
              # tutorial sbt files
tutorial/emulator # tutorial emulator build products
tutorial/emulator/Makefile # Makefile for emulator products
tutorial/verilog # tutorial verilog build products
tutorial/verilog/Makefile # Makefile for verilog products
```

Combinational – tutorial/src/combinational.scala

```
package Tutorial
import Chisel.
class Combinational extends Component {
  val io = new Bundle {
    val x = UFix(16, INPUT)
    val y = UFix(16, INPUT)
    val z = UFix (16, OUTPUT)
 io.z := io.x + io.y
```

$\textbf{Tutorial Main} - {\rm tutorial/src/tutorial.scala}$

```
package Tutorial
import Chisel.
object Tutorial {
  def main (args: Array [String]) = {
    val args = args.slice(1, args.length)
    args(0) match {
      case "combinational" =>
        chiselMain(args, () => new Combinational())
```

Emitting C++ and Compiling

```
def main(args: Array[String]) = {
  val args = args.slice(1, args.length)
  args(0) match {
    case "combinational" => chiselMain(args, () => new Combinational())
} }
```

get into sbt directory:


```
cd $CHISEL/tutorial/sbt
```

emit C++ and compile tutorial/emulator/Combination-* to produce combinational circuit app named tutorial/emulator/Combination:

```
sbt sbt> project tutorial sbt> compile sbt> run Combinational --backend c --targetDir ../emulator --compile --genHarness sbt> exit
```

or on one line


Chisel Workflow



Defining a Tester

```
package Tutorial
import Chisel.
import
    scala, collection, mutable, HashMan
import scala . util . Random
class Combinational extends
    Component {
  val io = new Bundle {
    val x = UFix(16, INPUT)
    val y = UFix(16, INPUT)
    val z = UFix(16, OUTPUT) }
  io.z := io.x + io.y
class CombinationalTests(c:
    Combinational)
    extends Tester(c, Array(c.io))
  defTests {
    var allGood = true
    val vars
                = new
        HashMap[Node, Node]()
    val rnd = new Random()
    val maxInt = 1 \ll 16
    for (i <- 0 until 10) {
      vars.clear()
      val x
          rnd.nextInt(maxInt)
      val v
          rnd.nextInt(maxInt)
      vars(c.io.x) = UFix(x)
      vars(c.io.v) = UFix(v)
      / · \ TTD: //
```

- user subclasses Tester defining DUT and testNodes and tests in defTests body
- vars is mapping from testNodes to literals, called bindings
- Step runs test with given bindings, where var values for input ports are sent to DUT, DUT computes next outputs, and DUT sends next outputs to Chisel
- finally step compares received values against var values for and returns false if any comparisons fail output ports



Binding Tester to Component

```
object chiselMainTest {
  def apply[T <: Component]
    (args: Array[String], comp: () => T)(tester: T =>
          Tester[T]): T
}
```

and used as follows:

```
chiselMainTest(args + "--test", () => new Combinational()){
   c => new CombinationalTests(c)
}
```

Running Tests Examples

```
cd $CHISEL/tutorial/sbt
sbt "project tutorial" "run Combinational ... --compile
--test"
...
PASSED
```

or through makefile

 $\begin{array}{ll} \operatorname{cd} \ \ \operatorname{SCHISEL/tutorial/emulator} \\ \operatorname{make} \ \ \operatorname{combinational} \end{array}$

. . .

PASSED

Functional Abstraction

```
def clb(a: Bits, b: Bits, c: Bits, d: Bits) =
  (a & b) | (~c & d)
val out = clb(a,b,c,d)
```

Functional Scala

```
class Functional extends Component {
  def clb(a: Bits, b: Bits, c: Bits, d: Bits) =
      (a & b) | (~c & d)
  val io = new Bundle {
    val x = Bits(16, INPUT)
    val y = Bits(16, INPUT)
    val z = Bits(16, OUTPUT)
}
io.z := clb(io.x, io.y, io.x, io.y)
}
```

Bundles

```
class MyFloat extends Bundle {
  val sign = Bool()
  val exponent = UFix(width = 8)
  val significand = UFix(width = 23)
}

val x = new MyFloat()
val xs = x.sign
```

Vecs

```
// Vector of 5 23-bit signed integers.
val myVec = Vec(5) \{ Fix(width = 23) \}
// Connect to one static element of vector.
val reg3 = myVec(3)
reg3 := data3
myVec(4) := data4
// Connect to one dynamic element of vector.
val reg = myVec(addr)
reg := data1
myVec(addr2) := data2
```

Ports

Data object with directions assigned to its members

```
class FIFOInput extends Bundle {
  val ready = Bool(OUTPUT)
  val bits = Bits(32, INPUT)
  val valid = Bool(INPUT)
}
```

Direction assigned at instantiation time

```
class ScaleIO extends Bundle {
  val in = new MyFloat().asInput
  val scale = new MyFloat().asInput
  val out = new MyFloat().asOutput
}
```

Component

- inherits from Component,
- contains an interface stored in a port field named io, and
- wires together subcircuits in its constructor.

```
class Mux2 extends Component {
  val io = new Bundle{
    val sel = Bits(1, INPUT)
    val in0 = Bits(1, INPUT)
    val in1 = Bits(1, INPUT)
    val out = Bits(1, OUTPUT)
  }
  io.out := (io.sel & io.in1) | (~io.sel & io.in0)
}
```

chiselMain Command Line Arguments

--vcd

```
sbt
sbt> project tutorial
                                  // compiles Chisel Scala code
sbt> compile
sbt> run Combinational
                                 // produces C++ files
sbt> run Combinational --compile // produces C++ files and
   compiles
sbt > run Combinational --test // produces C++ files,
   compiles, tests
sbt> exit
              target pathname prefix
--targetDir
```

```
with a complete set of command line arguments being:
 --genHarness
                generate harness file for C++
                put all wires in C++ class file
 --debug
 --compile
                compiles generated C++
                runs tests using C++ app
 --test
```

--backend v generate verilog --backend c generate C++ (default)

enable vcd dumping

Creating Verilog

```
cd $CHISEL/tutorial/sbt; sbt "project tutorial" "run Mux2
   --backend v ..."
```

or through makefile:

```
cd $CHISEL/tutorial/verilog; make Mux2
```

producing Mux2.v:

```
module Mux2(
    input io sel,
    input io in0,
    input io in1,
    output io out);
  wire T0;
  wire T1;
  wire T2:
  wire T3;
  assign io out = T0;
  assign T0 = T3 \mid T1;
  assign T1 = T2 \& io in0;
  assign T2 = \tilde{i} io sel:
  assign T3 = io sel & io in1;
endmodule
```

Producing VCD

```
cd $CHISEL/tutorial/sbt
sbt "project tutorial" "run Mux2 --backend c ... --vcd
--compile --test"
```

which then produces

```
$CHISEL/tutorial/emulator/Mux2.vcd
```

which you can view with a vcd viewer

Component Hierarchy Problem – Mux4.scala

- child components stored in fields of parent
- now write 4-to-1 mux out of 3 2-to-1 mux's

```
class Mux4 extends Component {
  val io = new Bundle {
    val in0 = Bits(1, INPUT)
    val in1 = Bits(1, INPUT)
    val in 2 = Bits(1, INPUT)
    val in3 = Bits(1, INPUT)
    val sel = Bits(2, INPUT)
    val out = Bits (1, OUTPUT)
 val m0 = new Mux2()
 m0.io.sel := io.sel(0); m0.io.in0 := io.in0; m0.io.in1 :=
     io.in1
    flush this out ...
 io.out := io.in0 & io.in1 & io.in2 & io.in3 & io.sel
```

State Elements

```
Reg(in)
```

```
def risingEdge(x: Bool) = x && !Reg(x)
```

Counter

```
def wrapAround(n: UFix, max: UFix) =
  Mux(n > max, UFix(0), n)

def counter(max: UFix) = {
  val x = Reg(resetVal = UFix(0, max.getWidth))
  x := wrapAround(x + UFix(1), max)
  x
}
```

Sequential Circuits

 $def toggle(p: Bool) = {$

x := Mux(p, !x, x)

X

val x = Reg(resetVal = Bool(false))

```
// Produce pulse every n cycles.

def pulse(n: UFix) = counter(n - UFix(1)) === UFix(0)

// Flip internal state when input true.
```

```
// Square wave where each half cycle has given period.
def squareWave(period: UFix) = toggle(pulse(period))
```

Sequential Circuit Problem – Accumulator.scala

write sequential circuit that counts trues

```
class Accumulator extends Component {
  val io = new Bundle {
    val in = Bool(INPUT)
    val out = UFix(8, OUTPUT)
}

// flush this out ...
io.out := UFix(0)
}
```

Forward Declarations

Conditional Updates

```
val r = Reg() { UFix(16) }
when (c == UFix(0) ) {
   r := r + UFix(1)
}
```


Conditional Updates Priority

```
when (c1) { r := Bits(1) } when (c2) { r := Bits(2) }
```

Conditional Update Order:

c1	c2	r	
0	0	r	r unchanged
0	1	2	
1	0	1	
1	1	2	${ m c2}$ takes precedence over ${ m c1}$

Conditional Update Synthesized Hardware



- Each when statement adds another level of data mux and ORs the predicate into the enable chain and
- the compiler effectively adds the termination values to the end of the chain automatically.

Targetting Multiple Registers

leads to ${\bf r}$ and ${\bf s}$ being updated according to the following truth table:

c1	c2	r	s	
0	0	3	3	
0	1	2	3	
1	0	1	1	m r updated in $ m c2$ block, $ m s$ updated using default
1	1	2	1	

Conditional Update Nesting

```
when (a) { when (b) { body } }
```

which is the same as:

```
when (a && b) { body }
```

Conditional Update Chaining

```
when (c1) { u1 }
.elsewhen (c2) { u2 }
.otherwise { ud }
```

which is the same as:

```
when (c1) { u1 } when (!c1 && c2) { u2 } when (!(c1 || c2)) { ud }
```

Switch Statement

```
switch(idx) {
  is(v1) { u1 }
  is(v2) { u2 }
}
```

which is the same as:

```
when (idx == v1) \{ u1 \}
when (idx == v2) \{ u2 \}
```

Finite State Machines

```
class Parity extends Component {
  val io = new Bundle {
    val in = Bool(dir = INPUT)
    val out = Bool(dir = OUTPUT) }
  val s even :: s odd :: Nil = Enum(2) { UFix() }
  val state = Reg(resetVal = s even)
  when (io.in) {
    when (state == s_even) \{ state := s_odd \}
. otherwise \{ state := s even \}
  io.out := (state == s odd)
```

${\color{red} FSM\ Problem-Vending} {\color{blue} Machine.scala}$

write vending machine which needs accepts 20 cents or more before raising valid high

```
class VendingMachine extends Component {
  val io = new Bundle {
    val nickel = Bool(dir = INPUT)
    val dime = Bool(dir = INPUT)
    val valid = Bool(dir = OUTPUT) }
  val sIdle :: s5 :: s10 :: s15 :: sOk :: Nil = Enum(5) {
     UFix() }
  val state = Reg(resetVal = sIdle)
  // flush this out ...
 io.valid := (state == sOk)
```

ROM

```
\begin{array}{l} \text{def } \text{Vec}[T <: \text{Data}](\text{ elts} \colon \text{Seq}[T]) (\text{data} \colon \Rightarrow T) \colon \text{Vec}[T] \\ \text{def } \text{Vec}[T <: \text{Data}](\text{ elts} \colon T^*) (\text{data} \colon \Rightarrow T) \colon \text{Vec}[T] \end{array}
```

```
 \begin{array}{lll} val & i &= Array(UFix(1)\,,\ UFix(2)\,,\ UFix(4)\,,\ UFix(8)) \\ val & m &= Vec(i)\{\ UFix(width = 32)\ \} \\ val & r &= m(counter(UFix(3))) \end{array}
```

Multiplication Lookup Table Problem – Mul.scala

■ write 16x16 multiplication table using Vec

```
class Mul extends Component {
 val io = new Bundle {
   val x = UFix(4, INPUT)
   val y = UFix(4, INPUT)
   val z = UFix (8, OUTPUT)
 val muls = new ArrayBuffer[UFix]()
 // flush this out ...
 io.z := UFix(0)
```

Memories

Register File

```
val regs = Mem(32){ Bits(width = 32) }
when (wr_en) {
  regs(wr_addr) := wr_data
}
val idat = regs(iaddr)
val mdat = regs(maddr)
```

Table Problem – Memo.scala

■ write read/write table using Mem

```
class Memo extends Component {
 val io = new Bundle {
   val isWr = Bool(INPUT)
   val wrAddr = UFix(8, INPUT)
   val wrData = UFix(8, INPUT)
   val isRd = Bool(INPUT)
   val rdAddr = UFix(8, INPUT)
   val rdData = UFix(8, OUTPUT)
 val mem = Mem(256) \{ UFix(width = 8) \}
 // flush this out ...
 io.rdData := UFix(0)
```

Port Classes, Subclasses, and Nesting

```
class LinkIO extends Bundle {
  val data = Bits(16, OUTPUT)
  val valid = Bool(OUTPUT)
}
```

We can then extend SimpleLink by adding parity bits using bundle inheritance:

```
class PLinkIO extends LinkIO {
  val parity = Bits(5, OUTPUT)
}
```

In general, users can organize their interfaces into hierarchies using inheritance.

Filter Example

From there we can define a filter interface by nesting two LinkIOs into a new FilterIO bundle:

```
class FilterIO extends Bundle {
  val in = new LinkIO().flip
  val out = new LinkIO()
}
```

where flip recursively changes the "gender" of a bundle, changing input to output and output to input.

We can now define a filter by defining a filter class extending component:

```
class Filter extends Component {
  val io = new FilterIO()
  io.out.valid := io.in.valid
  io.out.data := io.in.data
}
```

where the io field contains FilterIO.

Even Filter Problem – Filter.scala

write filter that filters out even numbers

```
class Filter extends Component {
  val io = new FilterIO()

  // flush this out ...

  io.out.valid := Bool(true)
  io.out.data := Bits(0)
}
```

Testing Decoupled Circuits

```
class GCDTests(c: GCD) extends Tester(c, Array(c.io)) {
  defTests {
    val(a, b, z) = (64, 48, 16)
    val svars = new HashMap[Node, Node]()
    val ovars = new HashMap[Node, Node]()
    var t = 0
    do {
      svars(c.io.a) = UFix(a)
      svars(c.io.b) = UFix(b)
      step (svars, ovars)
      t += 1
    \} while (t \le 1 \mid | ovars(c.io.v).litValue() = 0)
    ovars(c.io.z).litValue() == z
```

Bundle Vectors

```
class CrossbarIO extends Bundle {
  val in = Vec(2){ new LinkIO() }
  val sel = UFix(2, INPUT)
  val out = Vec(2){ new LinkIO() }
}
```

where ${
m Vec}$ takes a size as the first argument and a block returning a port as the second argument.

Bundle Vectors Cloning

where ${\rm clone}$ definition fixes cloning, by incorporating the crossbar construction argument ${\rm n}$ in cloning.

Bulk Connections

We can now compose two filters into a filter block as follows:

```
class Block extends Component {
  val io = new FilterIO()
  val f1 = new Filter()
  val f2 = new Filter()

f1.io.in <> io.in
  f1.io.out <> f2.io.in
  f2.io.out <> io.out
}
```

where <> bulk connects interfaces.

- Bulk connections connect leaf ports of the same name to each other.
- After all connections are made and the circuit is being elaborated, Chisel warns users if ports have other than exactly one connection to them.

Parameterized Functions

```
\frac{def\ Mux[T\ <:\ Bits](c\colon Bool,\ con\colon T,\ alt\colon T)\colon T}{Mux(c,\ UFix(10),\ UFix(11))}
```

yields a UFix wire because the con and alt arguments are each of type $\mathrm{UFix}.$

Parameterized Signal Processing

$$y[t] = \sum_{j} w_j * x_j[t-j]$$
 (1)

```
def innerProductFIR[T <: Num] (w: Seq[T], x: T) = {
   val delays = Range(0, w.length).map(i => w(i) * delay(x, i))
   delays.foldRight(_ + _)
}

def delay[T <: Bits](x: T, n: Int): T =
   if (n == 0) x else Reg(delay(x, n - 1))</pre>
```

Parameterized Classes

```
class FilterIO[T <: Data]()(data: => T) extends Bundle {
  val in = data.asInput.flip
  val out = data.asOutput
}

class Filter[T <: Data]()(data: => T) extends Component {
  val io = (new FilterIO()) { data }
  ...
}
```

Parameterized Classes Continued

```
class FIFOIO[T <: Data]()(data: => T) extends Bundle {
  val ready = Bool(INPUT)
  val valid = Bool(OUTPUT)
  val bits = data.asOutput
}

class PipeIO[+T <: Data]()(data: => T) extends Bundle {
  val valid = Bool(OUTPUT)
  val bits = data.asOutput
}
```

Decoupled GCD Problem – RealGCD.scala

```
class RealGCDInput extends Bundle {
  val a = Bits(width = 16)
  val b = Bits(width = 16)
class RealGCD extends Component {
  val io = new Bundle {
    val in = new FIFOIO()( new RealGCDInput() ). flip()
    val out = new PipeIO()( Bits(width = 16) )
  // flush this out ...
```


Object Oriented FIFOIO

```
class EngIO [T <: Data]()(data: => T) extends FIFOIO()(data) {
  def enq(dat: T): T = { valid := Bool(true); data := dat; dat }
  valid := Bool(false);
  for (io \leftarrow data.flatten.map(x \Rightarrow x. 2))
    io := UFix(0, io.getWidth());
class DegIO [T <: Data]()(data: => T) extends FIFOIO()(data) {
  flip()
  ready := Bool(false);
  def deq(b: Boolean = false): T = { ready := Bool(true); data }
class Filter [T <: Data]()(data: => T) extends Component {
  val io = new Bundle {
    val in = (new DegIO()){ data }
    val out = (new EngIO()) { data }
 when (io.in.valid && io.out.ready) {
    io.out.enq(io.in.deq())
```

Router Interface

```
class ReadCmd extends Bundle {
 val addr = UFix (width = 32)
class WriteCmd extends ReadCmd {
 val data = UFix (width = 32)
class Packet extends Bundle {
 val header = UFix(width = 8)
 val body = Bits (width = 64)
class RouterIO(n: Int) extends Bundle {
 override def clone = new RouterIO(n).asInstanceOf[this.type]
 val reads = (new DeqIO()) { new ReadCmd() }
 val replies = (new EngIO()) { UFix(width = 8) }
 val writes = (new DegIO()) { new WriteCmd() }
 val in = (new DegIO()) { new Packet() }
 val outs = Vec(n) \{ (new EngIO()) \{ new Packet() \} \}
```

Router Problem – Router.scala



Advanced Topics

- git
- sbt
- project directory structure
- project file
- installation

git

```
cd ${HOME}
git clone git@github.com:ucb-bar/chisel.git
export CHISEL=${HOME}/chisel
git pull
git status
git log
git add filename
git commit -m "comment"
git push
```

sbt

```
cd ${CHISEL}/tutorial/sbt
sbt
project tutorial
compile
run
console
```

Project Directory Structure

```
chisel/
 tutorial/
 src/
gpu/
 chisel -> ../chisel
 sbt/
   project/build.scala # edit this as shown below
   chisel/src/main/scala -> $CHISEL/src
   gpu/src/main/scala -> ../../../src
 src/
                    # your source files go here
   gpu.scala
 emulator/
                      # your C++ target can go here
```

Project File

```
import sbt.
import Keys.
object BuildSettings {
  val buildOrganization = "edu.berkelev.cs"
  val buildVersion = "1.1"
  val buildScalaVersion = "2.9.2"
  val buildSettings = Defaults.defaultSettings ++ Seq (
    organization := buildOrganization,
    version := buildVersion.
    scala Version := build Scala Version
object ChiselBuild extends Build {
  import BuildSettings.
  lazy val chisel =
    Project ("chisel", file ("chisel"),
      settings = buildSettings)
  lazv val gpu =
    Project("gpu", file("gpu"), settings = buildSettings)
      dependsOn(chisel)
```

Installation

- on mac install:
 - XCODE console tools
 - http://www.macports.org
- on windows install:
 - cygwin
- everywhere install:
 - git
 - g++
 - java
- everywhere
 - export \$CHISEL=...
 - git clone https://github.com/ucb-bar/chisel.git

Projects Ideas

audio processing image processing risc processor game of life router network fft cryptography serial multiplier pong

Keep in Touch

 $\begin{array}{lll} \textbf{website} & {\rm chisel.eecs.berkeley.edu} \\ \textbf{mailing list} & {\rm groups.google.com/group/chisel-users} \\ \textbf{github} & {\rm https://github.com/ucb-bar/chisel/} \\ \textbf{me} & {\rm jrb@pobox.com} \\ \end{array}$