

Chisel @ CS250 – Part II – Lecture 03

Jonathan Bachrach

EECS UC Berkeley

August 14, 2013


- Chisel is just a set of class definitions in Scala and when you write a Chisel program you are actually writing a Scala program,
- Chisel programs produce and manipulate a data structure in Scala using a convenient textural language layered on top of Scala,
- Chisel makes it possible to create powerful and reusable hardware components using modern programming language concepts, and
- the same Chisel description can generate different types of output

- finish out state operations,
- present how to make hierarchical components,
- teach you how to make reusable components,
- introduce you to even more powerful construction techniques.

When describing state operations, we could simply wire register inputs to combinational logic blocks, but it is often more convenient:

- to specify when updates to registers will occur and
- to specify these updates spread across several separate statements


```
val r = Reg( UFix(16) )  
when (c === UFix(0) ) {  
  r := r + UFix(1)  
}
```



```
when (c1) { r := UInt(1) }  
when (c2) { r := UInt(2) }
```

Conditional Update Order:

c1	c2	r	
0	0	r	r unchanged
0	1	2	
1	0	1	
1	1	2	c2 takes precedence over c1



- Each `when` statement adds another level of data mux and ORs the predicate into the enable chain and
- the compiler effectively adds the termination values to the end of the chain automatically.

```
r := Reg( Fix(3) )  
s := Reg( Fix(3) )  
when (c1) { r := Fix(1); s := Fix(1) }  
when (c2) { r := Fix(2) }
```

leads to r and s being updated according to the following truth table:

c1	c2	r	s	
0	0	3	3	r updated in c2 block, s updated using default
0	1	2	3	
1	0	1	1	
1	1	2	1	

```
when (a) { when (b) { body } }
```

which is the same as:

```
when (a && b) { body }
```



```
when (c1) { u1 }  
.elsewhen (c2) { u2 }  
.otherwise { ud }
```

which is the same as:

```
when (c1) { u1 }  
when (!c1 && c2) { u2 }  
when (!(c1 || c2)) { ud }
```

```
switch(idx) {  
    is(v1) { u1 }  
    is(v2) { u2 }  
}
```

which is the same as:

```
when (idx === v1) { u1 }  
when (idx === v2) { u2 }
```

Conditional updates also work for

- wires but must have defaults and
- for memory reads and writes as we'll see soon...

For wires, we can do conditional updates as follows:

```
val w = UInt(width = 32)
w := UInt(0) // default value
when (c1)    { w := UInt(1) }
when (c2)    { w := UInt(2) }
```


which is the same as

```
val w = UInt(width = 32)
when (Bool(true)) { w := UInt(0) } // default value
when (c1)         { w := UInt(1) }
when (c2)         { w := UInt(2) }
```


Finite state machines can now be readily defined as follows:

```
class Parity extends Module {  
  val io = new Bundle {  
    val in  = Bool(INPUT)  
    val out = Bool(OUTPUT) }  
  val s_even :: s_odd :: Nil = Enum(2, UFix())  
  val state = Reg(init = s_even)  
  when (io.in) {  
    when (state === s_even) { state := s_odd }  
    .otherwise               { state := s_even }  
  }  
  io.out := (state === s_odd)  
}
```


where `Enum(2, UFix())` creates a list of two `UFix()` literals.



```
val d = Array(UFix(1), UFix(2), UFix(4), UFix(8))  
val m = ROM(d, UFix(width = 32) )  
val r = m(counter(UFix(3)))
```



```
class Mul extends Module {  
  val io = new Bundle {  
    val x    = UFix(INPUT, 4)  
    val y    = UFix(INPUT, 4)  
    val z    = UFix(OUTPUT, 8) }  
  
  val muls = new Array[UFix](256)  
  for (x <- 0 until 16; y <- 0 until 16)  
    muls((x << 4) | y) = x * y  
  
  val tbl = ROM(muls){ UFix(8) }  
  
  io.z := tbl((io.x << 4) | io.y)  
}
```




RAM is supported using the `Mem` construct

```
val m = Mem(UInt(width = 32), 32 )
```

where

- writes to Mems are positive-edge-triggered
- reads are either combinational or positive-edge-triggered
- ports are created by applying a `UFix` index


```
val regs = Mem(UInt(width = 32), 32 )  
when (wrEn) {  
  regs(wrAddr) := wrData  
}  
val iDat = regs(iAddr)  
val mDat = regs(mAddr)
```



Sequential read ports are inferred when:


- optional parameter `seqRead` is set and
- a reg is assigned to the output of a `MemRead`

```
val ram1r1w = Mem( UInt(width = 32), 1024, seqRead = true)
val dOut     = Reg( UInt() )
when (wrEn) { ram1r1w(wrAddr) := wrData }
when (rdEn) { dOut := ram1r1w(rdAddr) }
```




Single-ported SRAMs can be inferred when the read and write conditions are mutually exclusive in the same `when` chain

```
val ram1p = Mem( UInt(width = 32), 1024, seqRead = true )  
val d0ut = Reg( UInt() )  
when (wrEn) { ram1p(wrAddr) := wrData }  
.elsewhen (rdEn) { d0ut := ram1p(rdAddr) }
```




Suppose we want to break computation into a series of filters (ala Unix):



where data is fed though with an additional `valid` signal to say whether data has **not** been filtered.

We can define a pass through filter component by defining a filter class extending component:

```
class Filter extends Module {  
  val io = new FilterIO()  
  io.out.data := io.in.data  
  io.out.valid := io.in.valid  
}
```




where the `io` field contains `FilterIO`.

Suppose we want to write a small and odd filter. We could write these out by hand:

```
class SmallFilter extends Module {  
  val io = new FilterIO()  
  io.out.data := io.in.data  
  io.out.valid := io.in.valid && (io.in.data < 10)  
}  
  
class OddFilter extends Module {  
  val io = new FilterIO()  
  io.out.data := io.in.data  
  io.out.valid := io.in.valid && (io.in.data & 1)  
}
```


```
class ValidUInt extends Bundle {  
  val data = UInt(OUTPUT, 16)  
  val valid = Bool(OUTPUT)  
}
```



From there we can define a filter interface by nesting two PipeIOs into a new FilterIO bundle:


```
class FilterIO extends Bundle {  
  val in  = new ValidUInt().flip  
  val out = new ValidUInt()  
}
```

where flip recursively changes the “gender” of a bundle, changing input to output and output to input.



We can now compose two filters into a filter block as follows:

```
class SmallOdds extends Module {  
  val io    = new FilterIO()  
  val smalls =  
    Module(new SmallFilter())  
  val odds  =  
    Module(new OddFilter())  
  
  smalls.io.in  <> io.in  
  smalls.io.out <> odds.io.in  
  odds.io.out  <> io.out  
}
```



where `<>` bulk connects interfaces. Note that:

- bulk connections recursively pattern match names between left and right hand sides finally connecting leaf ports to each other, and
- after all connections are made and the circuit is being elaborated, Chisel warns users if ports have other than exactly one connection to them.

Congratulations, you have all that you need at this point to write Chisel programs! You can write RTL, define components (even with recursive data types), and wire them together.


- In order to attain true hardware description power though, you need to be able to write reusable RTL, components and interfaces.
- This will allow you to both use and write generic component libraries and more quickly explore design space.
- To do this, we will use modern programming techniques such as:
 - object orientation,
 - functional programming,
 - parameterized types
- You will be greatly rewarded for your efforts!

Instead of writing a `SmallFilter` and `OddFilter`, a better `Filter` solution would be to create a single reusable `Filter` class that allows the user to specify the filter function. We can do this by

- specifying a filter function as a `Filter` constructor argument:

```
class Filter (isOk: (UFix) => Bool)
  extends Module {
  val io = new ValidUFix()
  io.out.data := io.in.data
  io.out.valid :=
    io.in.valid && isOk(io.in.data)
}


val odds =
  Module(new Filter((x) => x & UFix(1)))
val smalls =
  Module(new Filter((x) => x < UFix(10)))
```



We can now compose two parameterized filters into a filter block as follows:

```
class SmallOdds extends Module {
  val io      = new FilterIO()
  val smalls =
    Module(new Filter(_ < 10))
  val odds    =
    Module(new Filter(_ & 1))

  smalls.io.in  <=> io.in
  smalls.io.out <=> odds.io.in
  odds.io.out   <=> io.out
}
```




where $_ \& 1$ is a shorthand for $(x) \Rightarrow x \& 1$.

Suppose we want to make a block of two filters, where the filters take differing amounts of time to compute and need to be decoupled from each other. We can do this:


- by using decoupled interfaces with an additional ready signal and
- by connecting the two filters up using a queue

```
class SmallOdds extends Module {  
  val io    = new FilterIO()  
  val smalls = Module(new Filter(_  
    < 10))  
  val q      = new Queue()  
  val odds   = Module(new Filter(_  
    & 1))  
  
  smalls.io.in  <-> io.in  
  smalls.io.out <-> q.io.in  
  q.io.out      <-> odds.io.in  
  odds.io.out   <-> io.out  
}
```



Now filtering must consider back pressure:

```
class Filter (isOk: (UFix) => Bool)
  extends Module {
    val io = new FilterIO()
    io.out.data := io.in.data
    io.out.ready := Bool(true)
    io.out.valid :=
      io.out.ready &&
      io.in.valid &&
      isOk(io.in.data)
  }
```




where

- the filter “fires” only when there is input data present and upstream fifos and filters are ready for output data, and
- in this version we are assuming that we are always ready for data.

We can define a decoupled interface by extending PipeIO with a ready signal:


```
class DecoupledUFix extends ValidUFix {  
  val ready = Bool(INPUT)  
}
```

In general, users can organize their interfaces into hierarchies using inheritance in order to promote reuse.



From there we can define a filter interface by nesting two `ValidUFixs` into a new `FilterIO` bundle:

```
class FilterIO extends Bundle {  
  val in  = new ValidUFix().flip  
  val out = new ValidUFix()  
}
```



Unfortunately, as defined, decoupled interfaces are defined only for 16 bit `UFix`s. Obviously, we want to generalize this to allow for arbitrary Chisel data types. We can do this by using:

- Scala parameterized types and
- a curried class constructor argument

We want to be able to write

```
val ufix32s = new Valid( UFix(width = 32) )

class Packet extends Bundle {
  val header = UFix(width = 8)
  val body   = UInt(width = 64)
}

val pkts = new DecoupledIO( new Packet() )
```

but how do we define this parameterized `Decoupled`?

First we need to learn about parameterized types in Scala. We can define a generic `Mux` function as taking a boolean condition and `con` and `alt` arguments (corresponding to then and else expressions) of type `T` as follows:

```
def Mux[T <: UInt](c: Bool, con: T, alt: T): T { ... }
```

where

- `T` is required to be a subclass of `UInt` and
- the type of `con` and `alt` are required to match.

You can think of the type parameter as a way of just constraining the types of the allowable arguments.

Now we can define `Decoupled` and `FilterIO` using parameterized types as follows:

```
class DecoupledIO[T <: Data](type: T) extends Bundle {  
  val data = type.asOutput  
  val valid = Bool(OUTPUT)  
  val ready = Bool(INPUT)  
}  
  
class FilterIO[T <: Data]() (type: T) extends Bundle {  
  val in = new DecoupledIO( type ).flip  
  val out = new DecoupledIO( type )  
}
```

We can now define `DecoupledIO` on arbitrary data types:

```
val ufix32s = new DecoupledIO( UFix(width = 32) )  
val pkts    = new DecoupledIO( new Packet() )
```

Now we can redo our definition of the `Filter` and `SmallOdds` components:

```
class Filter[T <: Data] (isOk: (T) => Bool, type: T) extends Module {
  val io = new FilterIO(){ type }


  io.out.data := io.in.data
  io.out.ready := Bool(true)
  io.out.valid := io.out.ready && io.in.valid && isOk(io.in.data)
}

class SmallOdds[T <: Data](type: T) extends Module {
  val io      = new FilterIO()
  val smalls  = Module(new Filter(_ < UFix(10), type ))
  val q       = Module(new Queue(type))
  val odds    = Module(new Filter(_ & UFix(1), type ))

  smalls.io.in  <> io.in
  smalls.io.out <> q.io.in
  q.io.out      <> odds.io.in
  odds.io.out   <> io.out
}

val block = new SmallOdds( UFix(width = 32) )
```

```
class Cpu extends Module {
  val io = new CpuIo()
  val c = Module(new CtlPath())
  val d = Module(new DatPath())
  c.io.ctl <=> d.io.ctl
  c.io.dat <=> d.io.dat
  c.io.imem <=> io.imem
  d.io.imem <=> io.imem
  c.io.dmem <=> io.dmem
  d.io.dmem <=> io.dmem
  d.io.host <=> io.host
}
```




```
class RomIo extends Bundle {
  val isVal = Bool(INPUT)
  val raddr = UFix(INPUT, 32)
  val rdata = UInt(OUTPUT, 32)
}
```

```
class RamIo extends RomIo {
  val isWr = Bool(INPUT)
  val wdata = UInt(INPUT, 32)
}
```


```
class CpathIo extends Bundle {
  val imem = RomIo().flip()
  val dmem = RamIo().flip()
  ... }
}
```

```
class DpathIo extends Bundle {
  val imem = RomIo().flip()
  val dmem = RamIo().flip()
  ... }
}
```




```
class Cpath extends Module {
  val io = new CpathIo();
  ...
  io.imem.isVal := ...;
  io.dmem.isVal := ...;
  io.dmem.isWr  := ...;
  ...
}



class Dpath extends Module {
  val io = new DpathIo();
  ...
  io.imem.raddr := ...;
  io.dmem.raddr := ...;
  io.dmem.wdata := ...;
  ...
}
```



```
class Cpu extends Module {  
  val io = new CpuIo()  
  val c = Module(new CtlPath())  
  val d = Module(new DatPath())  
  c.io.ctl <=> d.io.ctl  
  c.io.dat <=> d.io.dat  
  c.io.imem <=> io.imem  
  d.io.imem <=> io.imem  
  c.io.dmem <=> io.dmem  
  d.io.dmem <=> io.dmem  
  d.io.host <=> io.host  
}
```




- Scala books
- `chisel.eecs.berkeley.edu`
- Chisel writings
 - Chisel tutorial
 - Chisel manual
 - Chisel DAC-2012 paper
- Chisel examples on github
 - Sodor Processors
 - Floating Point Unit
 - Rocket Processor
 - Hwacha Vector Unit



- Functional Composition
- Object Oriented Interfaces
- Layering Domain Specific Languages on Top


Map($ins, x \Rightarrow x * y$)




Chain($n, in, x \Rightarrow f(x)$)




Reduce($data, Max$)



```
class Router extends Module {  
  val depth = 32  
  val n      = 4  
  val io     = new RouterIO(n)  
  val tbl    = Mem(depth, UFix(width = sizeof(n)) )  
  
  ...  
}
```



```
class RouterIO(n: Int) extends Bundle {  
  override def clone = new RouterIO(n).asInstanceOf[this.type]  
  val reads    = new DeqIO( new ReadCmd() )  
  val replies  = new EnqIO( UFix(width = 8) )  
  val writes   = new DeqIO( new WriteCmd() )  
  val in       = new DeqIO( new Packet() )  
  val outs     = Vec.fill(n){ new EnqIO( new Packet() ) }  
}
```



```
class ReadCmd extends Bundle {
  val addr = UFix(width = 32)
}

class WriteCmd extends ReadCmd {
  val data = UFix(width = 32)
}

class Packet extends Bundle {
  val header = UFix(width = 8)
  val body   = UInt(width = 64)
}

class RouterIO(n: Int) extends Bundle {
  override def clone = new RouterIO(n).asInstanceOf[this.type]
  val reads  = new DeqIO( new ReadCmd() )
  val replies = new EnqIO( UFix(width = 8) )
  val writes = new DeqIO( new WriteCmd() )
  val in     = new DeqIO( new Packet() )
  val outs   = Vec.fill(n){ new EnqIO( new Packet() ) }
}
```

```
class RouterIO(n: Int) extends Bundle {
  override def clone = new RouterIO(n).asInstanceOf[this.type]
  val reads  = new DeqIO( new ReadCmd() )
  val replies = new EnqIO( UFix(width = 8) )
  val writes  = new DeqIO( new WriteCmd() )
  val in      = new DeqIO( new Packet() )
  val outs    = Vec.fill(n){ new EnqIO( new Packet() ) }
}

class Router extends Module {
  val depth = 32
  val n      = 4
  val io     = new RouterIO(n)
  val tbl    = Mem(depth, UFix(width = sizeof(n)) )

  when(io.reads.valid && io.replies.ready) {
    val cmd = io.reads.deq(); io.replies.enq(tbl(cmd.addr))
  } .elsewhen(io.writes.valid) {
    val cmd = io.writes.deq(); tbl(cmd.addr) := cmd.data
  } .elsewhen(io.in.valid) {
    val pkt = io.in.deq(); io.outs(tbl(pkt.header(0))).enq(pkt)
  }
}
```

```
class EnqIO[T <: Data]( data: T ) extends DecoupledIO(data) {  
  def enq(dat: T): T = { valid := Bool(true); data := dat; dat }  
  valid := Bool(false)  
  for (io <- data.flatten.map(x => x._2))  
    io := UFix(0, io.getWidth())  
}  
  
class DeqIO[T <: Data](data: T) extends DecoupledIO(data) {  
  flip()  
  ready := Bool(false)  
  def deq(b: Boolean = false): T = { ready := Bool(true); data }  
}  
  
class Filter[T <: Data](data: T) extends Module {  
  val io = new Bundle {  
    val in  = new DeqIO( data )  
    val out = new EnqIO( data )  
  }  
  when (io.in.valid && io.out.ready) {  
    io.out.enq(io.in.deq())  
  }  
}
```