{"payload":{"header_redesign_enabled":false,"results":[{"id":"681978543","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"cepdnaclk/e19-co227-Developing-image-capturing-and-analysing-system-using-FPGA","hl_trunc_description":"Developing a simple FPGA image processing application to high speed image capturing and analysis. ","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":681978543,"name":"e19-co227-Developing-image-capturing-and-analysing-system-using-FPGA","owner_id":62381896,"owner_login":"cepdnaclk","updated_at":"2023-10-18T15:31:45.536Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":113,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acepdnaclk%252Fe19-co227-Developing-image-capturing-and-analysing-system-using-FPGA%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/cepdnaclk/e19-co227-Developing-image-capturing-and-analysing-system-using-FPGA/star":{"post":"1J7RObIrSTBdAt7MMrEvHQ0Tumi1_nh0wQXLQ22kYXNunPhcYmM8jpZduIZ1L0lcM0af8-yHQIYFvgBxSpn-DA"},"/cepdnaclk/e19-co227-Developing-image-capturing-and-analysing-system-using-FPGA/unstar":{"post":"rj40TffGYzCKzWYLrBEs_ZRTtu0GDnVe1m8LxUYlmyof871vWMWbsFL8Q8l3dEWvpMlwQbEu0W_gh2P0svPysA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"NVRNis5usXW6RroDTjY5aZRiJfoNj83d0PT4hqW98Kbz6ux1qjJ8aCmhzJD3K0a87X9EvXLLIPfdTBGUEQZ5WQ"}}},"title":"Repository search results"}