

RV32I Reference Cards

Usage Template	Type	Description	Detailed Description
add rd, rs1, rs2	R	Add	$rd \leftarrow rs1 + rs2, pc \leftarrow pc+4$
addi rd, rs1, imm	I	Add Immediate	$rd \leftarrow rs1 + imm_i, pc \leftarrow pc+4$
and rd, rs1, rs2	R	And	$rd \leftarrow rs1 \wedge rs2, pc \leftarrow pc+4$
andi rd, rs1, imm	I	And Immediate	$rd \leftarrow rs1 \wedge imm_i, pc \leftarrow pc+4$
auipc rd, imm	U	Add Upper Immediate to PC	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$
beq rs1, rs2, pcrel_13	B	Branch Equal	$pc \leftarrow pc + ((rs1 == rs2) ? imm_b : 4)$
bge rs1, rs2, pcrel_13	B	Branch Greater or Equal	$pc \leftarrow pc + ((rs1 \geq rs2) ? imm_b : 4)$
bgeu rs1, rs2, pcrel_13	B	Branch Greater or Equal Unsigned	$pc \leftarrow pc + ((rs1 \geq rs2) ? imm_b : 4)$
blt rs1, rs2, pcrel_13	B	Branch Less Than	$pc \leftarrow pc + ((rs1 < rs2) ? imm_b : 4)$
bltu rs1, rs2, pcrel_13	B	Branch Less Than Unsigned	$pc \leftarrow pc + ((rs1 < rs2) ? imm_b : 4)$
bne rs1, rs2, pcrel_13	B	Branch Not Equal	$pc \leftarrow pc + ((rs1 \neq rs2) ? imm_b : 4)$
csrrw rd, csr, rs1	I	Atomic Read/Write	$rd \leftarrow csr, csr \leftarrow rs1, pc \leftarrow pc+4$
csrrs rd, csr, rs1	I	Atomic Read and Set	$rd \leftarrow csr, csr \leftarrow csr \vee rs1, pc \leftarrow pc+4$
csrrc rd, csr, rs1	I	Atomic Read and Clear	$rd \leftarrow csr, csr \leftarrow csr \wedge \sim rs1, pc \leftarrow pc+4$
csrrwi rd, csr, zimm	I	Atomic Read/Write Immediate	$rd \leftarrow csr, csr \leftarrow zimm, pc \leftarrow pc+4$
csrrsi rd, csr, zimm	I	Atomic Read and Set Immediate	$rd \leftarrow csr, csr \leftarrow csr \vee zimm, pc \leftarrow pc+4$
csrrci rd, csr, zimm	I	Atomic Read and Clear Immediate	$rd \leftarrow csr, csr \leftarrow csr \wedge \sim zimm, pc \leftarrow pc+4$
ecall	I	Environment Call	Transfer Control to Debugger
ebreak	I	Environment Break	Transfer Control to Operating System
jal rd, pcrel_21	J	Jump And Link	$rd \leftarrow pc+4, pc \leftarrow pc+imm_j$
jalr rd, imm(rs1)	I	Jump And Link Register	$rd \leftarrow pc+4, pc \leftarrow (rs1+imm_i) \& \sim 1$
lb rd, imm(rs1)	I	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lbu rd, imm(rs1)	I	Load Byte Unsigned	$rd \leftarrow zx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lh rd, imm(rs1)	I	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lhu rd, imm(rs1)	I	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lui rd, imm	U	Load Upper Immediate	$rd \leftarrow imm_u, pc \leftarrow pc+4$
lw rd, imm(rs1)	I	Load Word	$rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$
or rd, rs1, rs2	R	Or	$rd \leftarrow rs1 \vee rs2, pc \leftarrow pc+4$
ori rd, rs1, imm	I	Or Immediate	$rd \leftarrow rs1 \vee imm_i, pc \leftarrow pc+4$
sb rs2, imm(rs1)	S	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$
sh rs2, imm(rs1)	S	Store Halfword	$m16(rs1+imm_s) \leftarrow rs2[15:0], pc \leftarrow pc+4$
sll rd, rs1, rs2	R	Shift Left Logical	$rd \leftarrow rs1 \ll (rs2 \% XLEN), pc \leftarrow pc+4$
slli rd, rs1, shamt	I	Shift Left Logical Immediate	$rd \leftarrow rs1 \ll shamt_i, pc \leftarrow pc+4$
slt rd, rs1, rs2	R	Set Less Than	$rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
slti rd, rs1, imm	I	Set Less Than Immediate	$rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4$
sltiu rd, rs1, imm	I	Set Less Than Immediate Unsigned	$rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4$
sltu rd, rs1, rs2	R	Set Less Than Unsigned	$rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
sra rd, rs1, rs2	R	Shift Right Arithmetic	$rd \leftarrow rs1 \gg (rs2 \% XLEN), pc \leftarrow pc+4$
srai rd, rs1, shamt	I	Shift Right Arithmetic Immediate	$rd \leftarrow rs1 \gg shamt_i, pc \leftarrow pc+4$
srl rd, rs1, rs2	R	Shift Right Logical	$rd \leftarrow rs1 \gg (rs2 \% XLEN), pc \leftarrow pc+4$
srli rd, rs1, shamt	I	Shift Right Logical Immediate	$rd \leftarrow rs1 \gg shamt_i, pc \leftarrow pc+4$
sub rd, rs1, rs2	R	Subtract	$rd \leftarrow rs1 - rs2, pc \leftarrow pc+4$
sw rs2, imm(rs1)	S	Store Word	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$
xor rd, rs1, rs2	R	Exclusive Or	$rd \leftarrow rs1 \oplus rs2, pc \leftarrow pc+4$
xori rd, rs1, imm	I	Exclusive Or Immediate	$rd \leftarrow rs1 \oplus imm_i, pc \leftarrow pc+4$

RV32I Base Instruction Set Encoding [1, p. 104]

31	25 24	20 19	15 14	12 11	7	6	0								
imm[31:12]				rd	0	1	1	0	1	1	1	U-type	lui	rd,imm	
imm[31:12]				rd	0	0	1	0	1	1	1	U-type	auipc	rd,imm	
imm[20 10:1 11 19:12]				rd	1	1	0	1	1	1	1	J-type	jal	rd,pcrel_21	
imm[11:0]		rs1	0	0	0	rd	1	1	0	0	1	1	I-type	jalr	rd,imm(rs1)
imm[12 10:5]	rs2	rs1	0	0	0	imm[4:1 11]	1	1	0	0	0	1	B-type	beq	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	0	0	1	imm[4:1 11]	1	1	0	0	0	1	B-type	bne	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1	0	0	imm[4:1 11]	1	1	0	0	0	1	B-type	blt	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1	0	1	imm[4:1 11]	1	1	0	0	0	1	B-type	bge	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1	1	0	imm[4:1 11]	1	1	0	0	0	1	B-type	bltu	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1	1	1	imm[4:1 11]	1	1	0	0	0	1	B-type	bgeu	rs1,rs2,pcrel_13
imm[11:0]		rs1	0	0	0	rd	0	0	0	0	0	1	I-type	lb	rd,imm(rs1)
imm[11:0]		rs1	0	0	1	rd	0	0	0	0	0	1	I-type	lh	rd,imm(rs1)
imm[11:0]		rs1	0	1	0	rd	0	0	0	0	0	1	I-type	lw	rd,imm(rs1)
imm[11:0]		rs1	1	0	0	rd	0	0	0	0	0	1	I-type	lbu	rd,imm(rs1)
imm[11:0]		rs1	1	0	1	rd	0	0	0	0	0	1	I-type	lhu	rd,imm(rs1)
imm[11:5]	rs2	rs1	0	0	0	imm[4:0]	0	1	0	0	0	1	S-type	sb	rs2,imm(rs1)
imm[11:5]	rs2	rs1	0	0	1	imm[4:0]	0	1	0	0	0	1	S-type	sh	rs2,imm(rs1)
imm[11:5]	rs2	rs1	0	1	0	imm[4:0]	0	1	0	0	0	1	S-type	sw	rs2,imm(rs1)
imm[11:0]		rs1	0	0	0	rd	0	0	1	0	0	1	I-type	addi	rd,rs1,imm
imm[11:0]		rs1	0	1	0	rd	0	0	1	0	0	1	I-type	slti	rd,rs1,imm
imm[11:0]		rs1	0	1	1	rd	0	0	1	0	0	1	I-type	sltiu	rd,rs1,imm
imm[11:0]		rs1	1	0	0	rd	0	0	1	0	0	1	I-type	xori	rd,rs1,imm
imm[11:0]		rs1	1	1	0	rd	0	0	1	0	0	1	I-type	ori	rd,rs1,imm
imm[11:0]		rs1	1	1	1	rd	0	0	1	0	0	1	I-type	andi	rd,rs1,imm
0 0 0 0 0 0 0 0	shamt	rs1	0	0	1	rd	0	0	1	0	0	1	I-type	slli	rd,rs1,shamt
0 0 0 0 0 0 0 0	shamt	rs1	1	0	1	rd	0	0	1	0	0	1	I-type	srl	rd,rs1,shamt
0 1 0 0 0 0 0 0	shamt	rs1	1	0	1	rd	0	0	1	0	0	1	I-type	srai	rd,rs1,shamt
0 0 0 0 0 0 0 0	rs2	rs1	0	0	0	rd	0	1	1	0	0	1	R-type	add	rd,rs1,rs2
0 1 0 0 0 0 0 0	rs2	rs1	0	0	0	rd	0	1	1	0	0	1	R-type	sub	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	0	0	1	rd	0	1	1	0	0	1	R-type	sll	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	0	1	0	rd	0	1	1	0	0	1	R-type	slt	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	0	1	1	rd	0	1	1	0	0	1	R-type	sltu	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	1	0	0	rd	0	1	1	0	0	1	R-type	xor	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	1	0	1	rd	0	1	1	0	0	1	R-type	srl	rd,rs1,rs2
0 1 0 0 0 0 0 0	rs2	rs1	1	0	1	rd	0	1	1	0	0	1	R-type	sra	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	1	1	0	rd	0	1	1	0	0	1	R-type	or	rd,rs1,rs2
0 0 0 0 0 0 0 0	rs2	rs1	1	1	1	rd	0	1	1	0	0	1	R-type	and	rd,rs1,rs2
0 0 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0	0 0 0 0	0 0 0 0 0 0	1 1 1 0 0 0 1 1	I-type	ecall							
0 0 0 0 0 0 0 0 0 0 0 0 0 1			0 0 0 0 0	0 0 0 0	0 0 0 0 0 0	1 1 1 0 0 0 1 1	I-type	ebreak							
csr[11:0]		rs1	0	0	1	rd	1	1	1	0	0	1	I-type	csrrw	rd,csr,rs1
csr[11:0]		rs1	0	1	0	rd	1	1	1	0	0	1	I-type	csrrs	rd,csr,rs1
csr[11:0]		rs1	0	1	1	rd	1	1	1	0	0	1	I-type	csrrc	rd,csr,rs1
csr[11:0]		zimm[4:0]	1	0	1	rd	1	1	1	0	0	1	I-type	csrrwi	rd,csr,zimm
csr[11:0]		zimm[4:0]	1	1	0	rd	1	1	1	0	0	1	I-type	csrrsi	rd,csr,zimm
csr[11:0]		zimm[4:0]	1	1	1	rd	1	1	1	0	0	1	I-type	csrrci	rd,csr,zimm

Instruction	Description	Operation	Type	funct7	25/24	20/19	funct3		7/6	opcode
							15/14	12/11		
lui	rd, imm	Load Upper Immediate	U		imm[31:12]			rd	0 1 1 0 1 1 1	0
auipc	rd, imm	Add Upper Immediate to PC	U		imm[31:12]			rd	0 0 1 0 1 1 1	1
jal	rd, pcrel.21	Jump And Link	J		imm[20:10:1][11:19:12]			rd	1 1 0 1 1 1 1	1
jalu	rd, imm(rs1)	Jump And Link Register	I		imm[11:0]	rs1	0 0 0	rd	1 1 0 0 1 1 1	1
beq	rs1, rs2, pcrel.13	Branch Equal	B		imm[12:10:5]	rs2	0 0 0	imm[4:1][11]	1 1 0 0 0 1 1	1
bne	rs1, rs2, pcrel.13	Branch Not Equal	B		imm[12:10:5]	rs2	0 0 1	imm[4:1][11]	1 1 0 0 0 1 1	1
blt	rs1, rs2, pcrel.13	Branch Less Than	B		imm[12:10:5]	rs2	1 0 0	imm[4:1][11]	1 1 0 0 0 1 1	1
bge	rs1, rs2, pcrel.13	Branch Greater or Equal	B		imm[12:10:5]	rs2	1 0 1	imm[4:1][11]	1 1 0 0 0 1 1	1
bltu	rs1, rs2, pcrel.13	Branch Less Than Unsigned	B		imm[12:10:5]	rs2	1 1 0	imm[4:1][11]	1 1 0 0 0 1 1	1
bgeu	rs1, rs2, pcrel.13	Branch Greater or Equal Unsigned	B		imm[12:10:5]	rs2	1 1 1	imm[4:1][11]	1 1 0 0 0 1 1	1
lb	rd, imm(rs1)	Load Byte	I		imm[11:0]		0 0 0	rd	0 0 0 0 0 1 1	1
lh	rd, imm(rs1)	Load Halfword	I		imm[11:0]		0 0 1	rd	0 0 0 0 0 1 1	1
lw	rd, imm(rs1)	Load Word	I		imm[11:0]		0 1 0	rd	0 0 0 0 0 1 1	1
lbu	rd, imm(rs1)	Load Byte Unsigned	I		imm[11:0]		1 0 0	rd	0 0 0 0 0 1 1	1
lhu	rd, imm(rs1)	Load Halfword Unsigned	I		imm[11:0]		1 0 1	rd	0 0 0 0 0 1 1	1
sb	rs2, imm(rs1)	Store Byte	S		imm[11:5]	rs2	0 0 0	imm[4:0]	0 1 0 0 0 1 1	1
sh	rs2, imm(rs1)	Store Halfword	S		imm[11:5]	rs2	0 0 1	imm[4:0]	0 1 0 0 0 1 1	1
sw	rs2, imm(rs1)	Store Word	S		imm[11:5]	rs2	0 1 0	imm[4:0]	0 1 0 0 0 1 1	1
addi	rd, rs1, imm	Add Immediate	I		imm[11:0]		0 0 0	rd	0 0 1 0 0 1 1	1
slli	rd, rs1, imm	Set Less Than Immediate	I		imm[11:0]		0 1 0	rd	0 0 1 0 0 1 1	1
sltiu	rd, rs1, imm	Set Less Than Immediate Unsigned	I		imm[11:0]		0 1 1	rd	0 0 1 0 0 1 1	1
xori	rd, rs1, imm	Exclusive Or Immediate	I		imm[11:0]		1 0 0	rd	0 0 1 0 0 1 1	1
ori	rd, rs1, imm	Or Immediate	I		imm[11:0]		1 1 0	rd	0 0 1 0 0 1 1	1
andi	rd, rs1, imm	And Immediate	I		imm[11:0]		1 1 1	rd	0 0 1 0 0 1 1	1
slli	rd, rs1, shamt	Shift Left Logical Immediate	I	0 0 0 0 0 0 0	shamt		0 0 1	rd	0 0 1 0 0 1 1	1
srl	rd, rs1, shamt	Shift Right Logical Immediate	I	0 0 0 0 0 0 0	shamt		1 0 1	rd	0 0 1 0 0 1 1	1
srai	rd, rs1, shamt	Shift Right Arithmetic Immediate	I	0 1 0 0 0 0 0	shamt		1 0 1	rd	0 0 1 0 0 1 1	1
add	rd, rs1, rs2	Add	R	0 0 0 0 0 0 0	rs2		0 0 0	rd	0 1 1 0 0 1 1	1
sub	rd, rs1, rs2	Subtract	R	0 1 0 0 0 0 0	rs2		0 0 0	rd	0 1 1 0 0 1 1	1
sll	rd, rs1, rs2	Shift Left Logical	R	0 0 0 0 0 0 0	rs2		0 0 1	rd	0 1 1 0 0 1 1	1
slt	rd, rs1, rs2	Set Less Than	R	0 0 0 0 0 0 0	rs2		0 1 0	rd	0 1 1 0 0 1 1	1
sltu	rd, rs1, rs2	Set Less Than Unsigned	R	0 0 0 0 0 0 0	rs2		0 1 1	rd	0 1 1 0 0 1 1	1
xor	rd, rs1, rs2	Exclusive Or	R	0 0 0 0 0 0 0	rs2		1 0 0	rd	0 1 1 0 0 1 1	1
srl	rd, rs1, rs2	Shift Right Logical	R	0 0 0 0 0 0 0	rs2		1 0 1	rd	0 1 1 0 0 1 1	1
sra	rd, rs1, rs2	Shift Right Arithmetic	R	0 1 0 0 0 0 0	rs2		1 0 1	rd	0 1 1 0 0 1 1	1
or	rd, rs1, rs2	Or	R	0 0 0 0 0 0 0	rs2		1 1 0	rd	0 1 1 0 0 1 1	1
and	rd, rs1, rs2	And	R	0 0 0 0 0 0 0	rs2		1 1 1	rd	0 1 1 0 0 1 1	1
ecall		Trap to Debugger	I	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0	0 0 0 0 0 0 0	1 1 1 0 0 1 1	1
ebreak		Trap to Operating System	I	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0	0 0 0 0 0 0 0	1 1 1 0 0 1 1	1
crrw	rd, csr, rs1	Atomic Read/Write	I		csr[11:0]		0 0 1	rd	1 1 1 0 0 1 1	1
crrs	rd, csr, rs1	Atomic Read and Set	I		csr[11:0]		0 1 0	rd	1 1 1 0 0 1 1	1
crrc	rd, csr, rs1	Atomic Read and Clear	I		csr[11:0]		0 1 1	rd	1 1 1 0 0 1 1	1
crrwi	rd, csr, zimm	Atomic Read/Write Immediate	I		csr[11:0]	zimm[4:0]	1 0 1	rd	1 1 1 0 0 1 1	1
crrsi	rd, csr, zimm	Atomic Read and Set Immediate	I		csr[11:0]	zimm[4:0]	1 1 0	rd	1 1 1 0 0 1 1	1
crrci	rd, csr, zimm	Atomic Read and Clear Immediate	I		csr[11:0]	zimm[4:0]	1 1 1	rd	1 1 1 0 0 1 1	1

RVALP

RV32I Reference Card

