
Us	age Template	Type	Description	Detailed Description
add	rd, rs1, rs2	\mathbf{R}	Add	rd \leftarrow rs1 + rs2, pc \leftarrow pc+4
addi	rd, rs1, imm	I	Add Immediate	$rd \leftarrow rs1 + imm_i$, $pc \leftarrow pc+4$
and	rd, rs1, rs2	R	And	$rd \leftarrow rs1 \land rs2, pc \leftarrow pc+4$
andi	rd, rs1, imm	I	And Immediate	$rd \leftarrow rs1 \land imm_i, pc \leftarrow pc+4$
auipc	rd, imm	U	Add Upper Immediate to PC	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$
beq	rs1, rs2, pcrel_13	В	Branch Equal	pc ← pc + ((rs1==rs2) ? imm_b : 4)
bge	rs1, rs2, pcrel_13	В	Branch Greater or Equal	pc ← pc + ((rs1>=rs2) ? imm_b : 4)
bgeu	rs1, rs2, pcrel_13	В	Branch Greater or Equal Unsigned	pc ← pc + ((rs1>=rs2) ? imm_b : 4)
blt	rs1, rs2, pcrel_13	В	Branch Less Than	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>
bltu	rs1, rs2, pcrel_13	В	Branch Less Than Unsigned	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>
bne	rs1, rs2, pcrel_13	В	Branch Not Equal	pc ← pc + ((rs1!=rs2) ? imm_b : 4)
csrrw	rd, csr, rs1	I	Atomic Read/Write	$rd \leftarrow csr, csr \leftarrow rs1, pc \leftarrow pc+4$
csrrs	rd, csr, rs1	I	Atomic Read and Set	$rd \leftarrow csr, csr \leftarrow csr \lor rs1, pc \leftarrow pc+4$
csrrc	rd, csr, rs1	I	Atomic Read and Clear	$rd \leftarrow csr, csr \leftarrow csr \land \sim rs1, pc \leftarrow pc+4$
csrrwi	rd, csr, zimm	I	Atomic Read/Write Immediate	$ ext{rd} \leftarrow ext{csr}, ext{csr} \leftarrow ext{zimm}, ext{pc} \leftarrow ext{pc+4}$
csrrsi	rd, csr, zimm	I	Atomic Read and Set Immediate	$rd \leftarrow csr, csr \leftarrow csr \lor zimm, pc \leftarrow pc+4$
csrrci	rd, csr, zimm	I	Atomic Read and Clear Immediate	$\texttt{rd} \; \leftarrow \; \texttt{csr}, \; \texttt{csr} \; \leftarrow \; \texttt{csr} \; \land \; \sim \texttt{zimm}, \; \texttt{pc} \; \leftarrow \; \texttt{pc+4}$
ecall		I	Environment Call	Transfer Control to Debugger
ebreak		• I	Environment Break	Transfer Control to Operating System
jal	rd, pcrel_21	J	Jump And Link	$rd \leftarrow pc+4$, $pc \leftarrow pc+imm_j$
jalr	rd, imm(rs1)	I	Jump And Link Register	rd \leftarrow pc+4, pc \leftarrow (rs1+imm_i) & \sim 1
lb	rd, imm(rs1)	I	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lbu	rd, imm(rs1)	I	Load Byte Unsigned	$rd \leftarrow zx(m8(rs1+imm_i)), pc \leftarrow pc+4$
lh	rd, imm(rs1)	I	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lhu	rd, imm(rs1)	I	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$
lui	rd, imm	U	Load Upper Immediate	$rd \leftarrow imm_u$, $pc \leftarrow pc+4$
lw	rd, imm(rs1)	I	Load Word	$rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$
or	rd, rs1, rs2	\mathbf{R}	Or	$rd \leftarrow rs1 \lor rs2$, $pc \leftarrow pc+4$
ori	rd, rs1, imm	I	Or Immediate	$rd \leftarrow rs1 \lor imm_i$, $pc \leftarrow pc+4$
sb	rs2, imm(rs1)	\mathbf{S}	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$
sh	rs2, imm(rs1)	S	Store Halfword	$m16(rs1+imm_s) \leftarrow rs2[15:0], pc \leftarrow pc+4$
sll	rd, rs1, rs2	R	Shift Left Logical	rd \leftarrow rs1 $<<$ (rs2%XLEN), pc \leftarrow pc+4
slli	rd, rs1, shamt	I	Shift Left Logical Immediate	$rd \leftarrow rs1 \ll shamt_i, pc \leftarrow pc+4$
slt	rd, rs1, rs2	R	Set Less Than	$rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
slti	rd, rs1, imm	I	Set Less Than Immediate	$rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4$
sltiu	rd, rs1, imm	I	Set Less Than Immediate Unsigned	$rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4$
sltu	rd, rs1, rs2	R	Set Less Than Unsigned	$rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$
sra	rd, rs1, rs2	R	Shift Right Arithmetic	rd \leftarrow rs1 >> (rs2%XLEN), pc \leftarrow pc+4
srai	rd, rs1, shamt	1	Shift Right Arithmetic Immediate	rd ← rs1 >> shamt_i, pc ← pc+4
srl	rd, rs1, rs2	R	Shift Right Logical	rd \leftarrow rs1 >> (rs2%XLEN), pc \leftarrow pc+4
srli	rd, rs1, shamt	1	Shift Right Logical Immediate	$rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4$
sub	rd, rs1, rs2	R	Subtract	$rd \leftarrow rs1 - rs2$, $pc \leftarrow pc+4$
sw	rs2, imm(rs1)	S	Store Word	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$
xor	rd, rs1, rs2	R	Exclusive Or	rd \leftarrow rs1 \oplus rs2, pc \leftarrow pc+4
xori	rd, rs1, imm	I	Exclusive Or Immediate	$rd \leftarrow rs1 \oplus imm_i$, $pc \leftarrow pc+4$

RV32I Base Instruction Set Encoding $[1,\,p.~104]$

31 25			14 12	11 7	6	0		
	imm[31:12			rd	0 1 1 0 1 1	1 U-type	lui	rd,imm
	imm[31:12	1		rd	0 0 1 0 1 1		auipc	rd,imm
	n[20 10:1 11	19:12]		rd	1 1 0 1 1 1		jal	rd,pcrel_21
imm[11:	:0]	rs1	0 0 0	$_{ m rd}$	1 1 0 0 1 1	1 I-type	jalr	rd, imm(rs1)
imm[12 10:5]	rs2	rs1			1 1 0 0 0 1		beq	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	0 0 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bne	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 0	imm[4:1 11]	1 1 0 0 0 1	1 B-type	blt	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bge	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 0	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bltu	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 1	imm[4:1 11]	1 1 0 0 0 1	1 B-type	bgeu	rs1,rs2,pcrel_13
imm[11:	:0]	rs1	0 0 0	rd	0 0 0 0 0 1	1 I-type	1b	rd, imm(rs1)
imm[11:	:0]	rs1	0 0 1	rd	0 0 0 0 0 1	1 I-type	1h	rd, imm(rs1)
imm[11:	:0]	rs1	0 1 0	rd	0 0 0 0 0 1	1 I-type	lw	rd, imm(rs1)
imm[11:	:0]	rs1	1 0 0	rd	0 0 0 0 0 1	1 I-type	1bu	rd, imm(rs1)
imm[11:	:0]	rs1	1 0 1	rd	0 0 0 0 0 1	1 I-type	1hu	rd, imm(rs1)
imm[11:5]	rs2	rs1	0 0 0	imm[4:0]	0 1 0 0 0 1	1 S-type	sb	rs2, imm(rs1)
imm[11:5]	rs2	rs1	0 0 1	imm[4:0]	0 1 0 0 0 1	1 S-type	sh	rs2, imm(rs1)
imm[11:5]	rs2	rs1	0 1 0	imm[4:0]	0 1 0 0 0 1	1 S-type	SW	rs2, imm(rs1)
imm[11:	:0]	rs1	0 0 0	rd	0 0 1 0 0 1		addi	rd,rs1,imm
imm[11:		rs1	0 1 0		0 0 1 0 0 1		slti	rd,rs1,imm
imm[11:		rs1	0 1 1	rd	0 0 1 0 0 1		sltiu	rd,rs1,imm
imm[11:		rs1	1 0 0	rd	0 0 1 0 0 1		xori	rd,rs1,imm
imm[11:	•	rs1	1 1 0	rd	0 0 1 0 0 1		ori	rd,rs1,imm
imm[11:		rs1	1 1 1	rd .	0 0 1 0 0 1		andi	rd,rs1,imm
0 0 0 0 0 0 0	shamt	rs1	0 0 1	rd	0 0 1 0 0 1		slli	rd,rs1,shamt
0 0 0 0 0 0 0	shamt	rs1	1 0 1	rd	0 0 1 0 0 1		srli	rd,rs1,shamt
0 1 0 0.0 0 0	shamt	rs1	1 0 1	rd .	0 0 1.0 0 1		srai	rd,rs1,shamt
$0 \ 0 \ 0 \ 0 \ 0 \ 0$	rs2	rs1	0 0 0		0 1 1 0 0 1		add	rd,rs1,rs2
0 1 0 0 0 0 0	rs2	rs1	0 0 0		0 1 1 0 0 1		sub	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 0 1		0 1 1 0 0 1		sll	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 0		0 1 1 0 0 1		slt	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 1	rd	0 1 1 0 0 1		sltu	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 0		0 1 1 0 0 1		xor	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 1		0 1 1 0 0 1		srl	rd,rs1,rs2
$0\ 1\ 0\ 0\ 0\ 0\ 0$	rs2	rs1	1 0 1		0 1 1 0 0 1		sra	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 0		0 1 1 0 0 1		or	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 1	rd .	0 1 1 0 0 1		and	rd,rs1,rs2
•		· · · · · · · · · · · · · · · · · · ·						
0 0 0 0 0 0 0							ecall	
0 0 0 0 0 0		<u> </u>			<u> </u>		ebreak	
csr[11:0	-	rs1	0 0 1		1 1 1 0 0 1		csrrw	rd,csr,rs1
csr[11:0	-	rs1	0 1 0		1 1 1 0 0 1		csrrs	rd,csr,rs1
csr[11:0	-	rs1	0 1 1	rd	1 1 1 0 0 1		csrrc	rd,csr,rs1
csr[11:0	-	zimm[4:0]	1 0 1	rd	1 1 1 0 0 1		csrrwi	rd,csr,zimm
csr[11:0	-	zimm[4:0]	1 1 0		1 1 1 0 0 1		csrrsi	rd,csr,zimm
csr[11:0	<u>기</u>	zimm[4:0]	1 1 1	rd	1 1 1 0 0 1	1 1-type	csrrci	rd,csr,zimm

	Instruction	Description	Operation Type	31	$\mathrm{funct7}_{25 24}$	20 19	15	$\underset{15 14}{\text{funct3}}$	-	opcode o l
dı.	rd,imm	Load Upper Immediate	rd \leftarrow imm_u, pc \leftarrow pc+4		ımi	imm[31:12]			rd	$0\ 1\ 1\ 0\ 1\ 1\ 1$
auipc	rd,imm	Add Upper Immediate to PC	1, I		ımı	imm[31:12]			rd	0 0 1 0 1 1 1
jal	rd,pcrel_21	Jump And Link	$pc \leftarrow pc + im$		imm[20]	imm[20 10:1 11 19:12	.12]	_	rd ,	1 1 0 1 1 1 1
jalr	rd,imm(rs1)	Jump And Link Register	rd \leftarrow pc+4, pc \leftarrow (rs1+imm_i) $\land \sim$ 1		imm[11:0]		rs1	0 0 0	rd	1 1 0 0 1 1 1
bed	$rs1, rs2, pcrel_13$	Branch Equal	((rs1==rs2) ? imm_b : 4)			rs2	rs1	0	imm[4:1 11]	0
ار کار	rs1,rs2,pcrel_13	Branch Not Equal	$pc \leftarrow pc + ((rs1!=rs2) ? imm_b : 4)$ B	_	_	rs2	rsl	0 0 1 im.	imm[4:1 11]	\circ
blt	rs1,rs2,pcrel_13	Branch Less Than	$pc \leftarrow pc + ((rs1\langle rs2) ? imm_b : 4)$ B		imm[12 10:5]	rs2	rs1	1 0 0 im	imm[4:1 11]	$1\ 1\ 0\ 0\ 0\ 1\ 1$
bge	rs1,rs2,pcrel_13	Branch Greater or Equal	$pc \leftarrow pc + ((rs1)=rs2) ? imm_b : 4)$ B			rs2	rs1	1 0 1 im	imm[4:1 11]	$1\ 1\ 0\ 0\ 0\ 1\ 1$
bltu	rs1,rs2,pcrel_13	Branch Less Than Unsigned	$pc \leftarrow pc + ((rs1\langle rs2) ? imm_b : 4)$ B		-	rs2	rsl	1 10 im	imm[4:1 11]	1 1 0 0 0 1 1
p pgen	rs1,rs2,pcrel_13	Branch Greater or Equal Unsigned	$pc \leftarrow pc + ((rs1)=rs2)$? $imm_b : 4)$ B	imm[1	imm[12 10:5]	rs2	rs1	1 1 1 im:	imm[4:1 11]	1 1 0 0 0 1 1
7:sc	rd,imm(rs1)	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	0 0 0	rd	
림	rd,imm(rs1)	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$ I		imm[11:0]		rsl	0 0 1	rd .	0 0 0 0 0 1 1
Ιw	rd,imm(rs1)	Load Word	$rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	0 1 0	rd	$0\ 0\ 0\ 0\ 0\ 1\ 1$
1bu	rd,imm(rs1)	Load Byte Unsigned	$rd \leftarrow zx(m8(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 0	rd	$0\ 0\ 0\ 0\ 0\ 1\ 1$
1hu	rd,imm(rs1)	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 1	rd ,	$0\ 0\ 0\ 0\ 0\ 1\ 1$
qs	rs2,imm(rs1)	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$ S	imm		rs2	rs1	0 0 0 ir	imm[4:0]	$0\ 1\ 0\ 0\ 0\ 1\ 1$
sh	rs2,imm(rs1)	Store Halfword	m16(rs1+imm_s) \leftarrow rs2[15:0], pc \leftarrow pc+4 S	imm		rs2	rs1		imm[4:0]	0
SW	rs2,imm(rs1)	Store Word	m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4 S	imm	imm[11:5]	rs2	rsl	0 1 0 in	imm[4:0]	0 1 0 0 0 1 1
addi	rd,rs1,imm	Add Immediate	$rd \leftarrow rs1 + \texttt{imm_i}, \ pc \leftarrow pc + 4 \qquad \qquad I$		imm[11:0]		rs1	0 0 0	rd	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
slti	rd,rs1,imm	Set Less Than Immediate	$rd \leftarrow (rs1 < imm_i)$? 1 : 0, $pc \leftarrow pc+4$ I		imm[11:0]		rs1	0 1 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
sltiu	rd,rs1,imm	Set Less Than Immediate Unsigned	rd \leftarrow (rs1 < imm_i) ? 1 : 0, pc \leftarrow pc+4 I		imm[11:0]		rsl	$0 \ 1 \ 1$	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
xori	rd,rs1,imm	Exclusive Or Immediate	$rd \leftarrow rs1 \oplus imm_i$, $pc \leftarrow pc+4$		imm[11:0]		rs1	1 0 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
ori	rd,rs1,imm	Or Immediate	$ ext{rd} \leftarrow ext{rs1} \lor ext{imm_i}, \ ext{pc} \leftarrow ext{pc+4}$		imm[11:0]		rsl	1 1 0	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
andi	rd,rs1,imm	And Immediate	$ ext{rd} \leftarrow ext{rs1} \wedge ext{imm_i}, ext{ pc} \leftarrow ext{pc+4}$		$_{ m imm}[11:0]$		rsl	1 1 1	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
slli	rd,rs1,shamt	Shift Left Logical Immediate	$rd \leftarrow rs1 << shamt_i, pc \leftarrow pc+4$	0 0 0	$0 \ 0 \ 0 \ 0$	shamt	rsl	0 0 1	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
srli	rd,rs1,shamt	Shift Right Logical Immediate	rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4	0 0 0	0 0 0 0 0 0 0 0	shamt	rs1	1 0 1	rd	$0\ 0\ 1\ 0\ 0\ 1\ 1$
srai	rd,rs1,shamt	Shift Right Arithmetic Immediate	rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4	0 1 0	1 0 0 0 0 0 0 sh	shamt	rsl	1 0 1	rd .	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
add	rd,rs1,rs2	Add	rd \leftarrow rs1 + rs2, pc \leftarrow pc+4 R		0 0	rs2	rs1	0 0 0	rd	
qns	rd,rs1,rs2	Subtract	rd \leftarrow rs1 - rs2, pc \leftarrow pc+4 R	0 1 0	0 0	rs2	rs1	0 0 0	rd	$0\ 1\ 1\ 0\ 0\ 1\ 1$
s11	rd,rs1,rs2	Shift Left Logical	rd \leftarrow rs1 << (rs2%XLEN), pc \leftarrow pc+4 R	\circ	0 0 0 0	rs2	rs1	0 0 1	rd .	0 1 1 0 0 1 1
slt	rd,rs1,rs2	Set Less Than	? 1:0, pc \leftarrow pc+4		0 0	rs2	rs1	0 1 0	rd	
sltu	rd,rs1,rs2	Set Less Than Unsigned	1: 0, pc \leftarrow pc+4	0 0 0		rs2	rs1	0 1 1	rd	1 1
xor	rd,rs1,rs2	Exclusive Or			0 0	rs2	rsl	1 0 0	rd .	$\frac{1}{1}$
srl	rd,rs1,rs2	Shift Right Logical	>> (rs2%XLEN), pc \leftarrow pc+4	0 0 0	0 0 0	rs2	rs1	1 0 1	rd	1 1 0
sra	rd,rs1,rs2	Shift Right Arithmetic	%XLEN), pc \leftarrow pc+4			rs2	rs1	1 0 1	rd	1 1 0
or	rd,rs1,rs2	Or	rd \leftarrow rs1 \lor rs2, pc \leftarrow pc+4	0 0 0	-	rs2	rsl	1 1 0	rd	$\frac{1}{1}$
and	rd,rs1,rs2	And	$ ext{rd} \leftarrow ext{rs1} \wedge ext{rs2}, ext{ pc} \leftarrow ext{pc+4}$		0 0 0 0 0	rs2	rs1	1 1 1	rd	$0\ 1\ 1\ 0\ 0\ 1\ 1$
ecall		Trap to Debugger	I	0	0	0 0 0 0		0	0	$1\ 1\ 1\ 0\ 0\ 1\ 1$
ebreak		Trap to Operating System	I	0 0 0	0 0 0 0 0 0	0 0 1 0	0 0 0 0 0	0 0 0 0	0 0 0 0	$1\ 1\ 1\ 0\ 0\ 1\ 1$
csrrw	rd,csr,rs1	Atomic Read/Write	rd \leftarrow csr, csr \leftarrow rs1, pc \leftarrow pc+4		csr[11:0]		rs1	0 0 1	rd	
e csrrs	rd,csr,rs1	Atomic Read and Set	rd \leftarrow csr, csr \leftarrow csr \lor rs1, pc \leftarrow pc+4 $$ I		$\operatorname{csr}[11:0]$		rs1	0 1 0	rd	
csrrc	rd,csr,rs1	Atomic Read and Clear	rd \leftarrow csr, csr \leftarrow csr \land \sim rs1, pc \leftarrow pc+4 I		csr[11:0]		rsl	0 1 1	rd	
csrrwi	rd,csr,zimm	Atomic Read/Write Immediate	$\mathbf{rd} \leftarrow \mathtt{csr}, \ \mathtt{csr} \leftarrow \mathtt{zimm}, \ \mathtt{pc} \leftarrow \mathtt{pc+4} \qquad \mathrm{I}$		csr[11:0]	Z	zimm[4:0]	1 0 1	rd	$1\ 1\ 1\ 0\ 0\ 1\ 1$
csrrsi	rd,csr,zimm	Atomic Read and Set Immediate	rd \leftarrow csr, csr \leftarrow csr \lor zimm, pc \leftarrow pc+4 I		csr[11:0]	Z	zimm[4:0]	1 1 0	rd	$1\ 1\ 1\ 0\ 0\ 1\ 1$
r csrrci	rd, csr, zimm	Atomic Read and Clear Immediate	$_{\parallel}$ rd \leftarrow csr, csr \wedge \sim zimm, pc \leftarrow pc+4 I		$\operatorname{csr}[11:0]$	Z	zimm[4:0]	1 1 1	rd .	$\begin{bmatrix} 1 & 1 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$



RVALP RV32I Reference Card