Advanced computer architecture

GROUP 6: E/20/280, E/20/279, E/20/254

Activity 1

Instructions

All the instructions in the RISC-V architecture can be divided into 6 sections

Base Integer Instruction Set (I)

- I: The mandatory core of RISC-V, providing essential instructions for:
 - Integer arithmetic and logic operations
 - Control flow (e.g., branches and jumps)
 - Memory access (e.g., loads and stores)

Optional Extensions

• M (Integer Multiplication and Division Extension)

- Adds instructions for efficient integer multiplication and division.
- Commonly used in applications that require arithmetic-intensive computations.

• A (Atomic Instructions Extension)

- Introduces atomic memory operations for synchronization in multi-threaded or parallel environments.
- Key instructions include Load-Reserved (LR) and Store-Conditional (SC).

• F (Single-Precision Floating-Point Extension)

- Provides support for 32-bit single-precision floating-point operations (IEEE 754 standard).
- Used in applications requiring floating-point arithmetic.

• D (Double-Precision Floating-Point Extension)

- Adds support for 64-bit double-precision floating-point operations (IEEE 754 standard).
- Requires the **F** extension as a prerequisite.

• C (Compressed Instructions Extension)

- Introduces 16-bit instructions alongside the standard 32-bit instructions.
- Reduces program size, saving memory and improving performance in memory-constrained environments.

Here we only implement the IM set only.

Instructions (divided by format)

1. R-type Instructions

	31	25 2	24 20	19	15 14	. 12	11	7	6	0	
	funct7		rs2	rs1	f	unct3		rd		opcode	R-type
1	0000000		0		-1	000	_	1		0110011	
	0000000		rs2	_	sl -1	000		rd		0110011	- ADD

0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
0100000	rs2	rs1	000	$_{ m rd}$	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

0000001	rs2	rs1	000	$_{ m rd}$	0110011	MUL
0000001	rs2	rs1	001	$_{ m rd}$	0110011	MULH
0000001	rs2	rs1	010	$_{\mathrm{rd}}$	0110011	MULHSU
0000001	rs2	rs1	011	$^{\mathrm{rd}}$	0110011	MULHU
0000001	rs2	rs1	100	$_{ m rd}$	0110011	DIV
0000001	rs2	rs1	101	$_{ m rd}$	0110011	DIVU
0000001	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	REM
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	REMU

for basic I instructions;

rs1 – source 1

rs2 – source 2

for M;

rs1 – Multiplicity

rs2 – Multiplier

For any;

rd – destination

2. I-type instructions

31	20 19	15	14 12 1	1 46	0	
imm[11:0]		rs1	funct3	rd	opcode	I-type
		_				
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
	'		-		-	
imm[11:0]		rs1	000	rd	1100111	JALR
imm[11:0] imm[11:0] imm[11:0] imm[11:0]		rs1 rs1 rs1 rs1	001 010 100 101	rd rd rd	0000011 0000011 0000011 0000011	LI

- Imm offset
- Rs1 Base

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	010	$^{\mathrm{rd}}$	0010011	SLTI
imm[11:0]	rs1	011	$^{\mathrm{rd}}$	0010011	SLTIU
imm[11:0]	rs1	100	$^{\mathrm{rd}}$	0010011	XORI
imm[11:0]	rs1	110	$_{ m rd}$	0010011	ORI
imm[11:0]	rs1	111	$_{\mathrm{rd}}$	0010011	ANDI

- Imm immediate
- rs1 source

0000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	$_{ m rd}$	0010011	SRLI
0100000	shamt	rs1	101	$_{ m rd}$	0010011	SRAI

- rs1 source
- Imm divided into two.
- Shamt shift amount

3. S-type instructions

3	imm[11:5]	rs2			imm[4:0]	opcode	S-type
							0 1
	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
Г	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

- Imm offset
- rs1 source
- rs2 base

4. U-type instructions

imm[31:12]

31		12	11	1	6 0	
	imm[31:12]		rd		opcode	U-type
i	mm[31:12]		$^{\mathrm{rd}}$	01	10111	LUI

rd

AUIPC

0010111

5. B-type instructions

31	30 25	24	50 I	A 15	14 12	- 11 8	7 6 0	
imm[12]	imm[10:5]	rs2		rs1	funct3	imm[4:1] im	m[11] opcode	B-type
imm[]	12 10:5]	rs2		rs1	000	imm[4:1 11]	1100011	BEQ
imm[]	12[10:5]	rs2		rs1	001	imm[4:1 11]	1100011	BNE
imm[]	12 10:5]	rs2		rs1	100	imm[4:1 11]	1100011	$_{\mathrm{BLT}}$
imm[]	12 10:5]	rs2		rs1	101	imm[4:1 11]	1100011	$_{\mathrm{BGE}}$
L	12 10:5]	rs2		rs1	110	imm[4:1 11]	1100011	BLTU
imm[]	12 10:5]	rs2		rs1	111	imm[4:1 11]	1100011	BGEU

- Imm offset
- rs1 source2
- rs2 source1

6. J-type instructions

3 \ 30		21 21) 19		12 11	26 o	
[imm[20]]	imm[10:1]	imn	1[11]	imm[19:12]	rd	opcode	J-type
	imm[20]	10:1 11 1	9:12]		rd	1101111	JAL

Main units and it's functions

- 1. Program Counter (PC) The Program Counter (PC) holds the address of the current instruction being executed. It is updated to point to the next instruction after every clock cycle unless modified by a branch or jump instruction.
 - o Inputs:
 - i. **RESET:** Resets the PC to an initial value, typically 0.
 - ii. **CLK:** Clock signal to synchronize updates.
 - iii. **MUX Output:** Determines the next PC value (either incremented, branch target, or jump target).
 - Outputs:
 - i. **PC Address:** 32-bit address used to fetch the instruction from instruction memory.
 - **Example:**If PC = 0x00000004, the next instruction fetched from memory will be at address 0x00000004.
- 2. Instruction Memory Stores the program's instructions and provides the current instruction to the CPU based on the PC value.
 - o Inputs:
 - i. **PC Address:** Specifies the memory location of the instruction to be fetched.
 - Outputs:
 - i. **Instruction:** The 32-bit instruction fetched from the specified memory location.
 - Example:If the instruction at address 0x00000004 is ADD ×5, ×6, ×7, the instruction memory outputs this binary encoding to be processed.
- 3. PC Adder Calculates the address of the next sequential instruction by adding 4 to the current PC value (assuming 4-byte instructions).
 - o Inputs:
 - i. **PC:** Current instruction address.
 - Outputs:
 - i. **PC** + 4: Address of the next sequential instruction.
 - \circ **Example:** If PC = 0x00000008, PC Adder outputs 0x0000000C as the next address.

- 4. Control Unit Decodes the fetched instruction and generates control signals to direct the flow of data and operations in the CPU.
 - o Inputs:
 - i. Instruction[31:0]: The fetched 32-bit instruction.
 - Outputs:
 - i. Various control signals like ALU_OP, WRITE_REG, MEM_READ, MEM_WRITE, BRANCH, and JUMP.
 - **Example:**For an ADD instruction, the control unit sets ALU_OP to "Add" and enables the register write signal.
- 5. Register File Stores the CPU's general-purpose registers. Provides two source operands to the ALU and allows writing back the result.
 - o Inputs:
 - i. RS1, RS2 (Register Addresses): Specifies source registers.
 - ii. WRITE ADDR: Address of the destination register.
 - iii. WRITE EN: Enables write operation.
 - iv. WRITE DATA: Data to be written to the destination register.
 - o Outputs:
 - i. **OUT1, OUT2:** Data read from the source registers.
 - \circ **Example:**For the instruction ADD x1, x2, x3, registers x2 and x3 are read, and their sum is written to x1.
- 6. ALU (Arithmetic Logic Unit) Performs arithmetic and logical operations on the input operands.
 - o Inputs:
 - i. **ALU OP:** Specifies the operation (e.g., Add, Subtract, AND, OR).
 - ii. **Operand 1, Operand 2:** Data inputs for the operation.
 - Outputs:
 - i. **Result:** Computed result of the operation.
 - ii. **Zero Flag:** Indicates whether the result is zero (used for branch conditions).
 - Example: For an ADD instruction, if Operand 1 = 5 and Operand 2 = 3, the ALU outputs 8.
- 7. Data Memory Stores data values and provides data read/write functionality for load/store instructions.
 - o Inputs:
 - i. **ADDR:** Address to read/write data.

- ii. WRITE DATA: Data to be written to memory.
- iii. **MEM_READ, MEM_WRITE:** Control signals to enable reading or writing.

Outputs:

- i. **DATA OUT:** Data read from memory.
- **Example:** For a LOAD instruction at address 0x00000010, Data Memory outputs the value stored at that address.
- 8. Branch Control Unit Determines the next PC value for branch instructions based on the branch condition and the zero flag from the ALU.
 - o Inputs:
 - i. **BRANCH:** Control signal indicating a branch instruction.
 - ii. **Zero Flag:** Output from the ALU.
 - iii. Branch Target Address: Calculated branch target.
 - Outputs:
 - i. **PC** (**Updated**): Address of the branch target or next sequential instruction.
 - Example: For a BEQ (branch if equal) instruction, if Zero Flag = 1, the PC is updated to the branch target address.
- 9. Multiplexers (MUX) Used throughout the architecture to select between multiple inputs based on control signals.
 - o Inputs:
 - i. **Data Inputs:** Multiple inputs to choose from.
 - ii. Control Signal: Determines the selected input.
 - o Outputs:
 - i. **Selected Input:** Output based on the control signal.
 - **Example:** For a branch instruction, the MUX selects between PC + 4 and the branch target address based on the branch condition.
- 10. Clock (CLK) Provides a timing signal to synchronize operations across all components.
 - **Example:** The PC is updated at every rising edge of the clock.

