

20-Pin, 8-bit Flash LIN/J2602 Microcontroller

Cross-Referenced Material:

This data sheet refers heavily on the following Microchip data sheets:

- "PIC16(L)F1825/1829 Data Sheet" (DS41440)
- "MCP2021A/2A, LIN Transceiver with Voltage Regulator Data Sheet" (DS22298)

Please have these documents available when reading this device specification. Only deviations from the data sheets listed above will be noted.

High-Performance RISC CPU:

- · Only 49 Instructions to Learn:
 - All single-cycle instructions except branches
- · Operating Speed:
 - DC 32 MHz oscillator/clock input
 - DC 125 ns instruction cycle
- · 16 Kbytes Linear Program Memory Addressing
- · 1024 bytes Linear Data Memory Addressing
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct. Indirect and Relative Addressing modes:
 - Two full 16-bit File Select Registers (FSRs)
 - FSRs can read Program and Data memory

Flexible Oscillator Structure:

- Precision 32 MHz Internal Oscillator Block:
 - Factory calibrated to ± 1%, typical
 - Software selectable frequencies range of 31 kHz to 32 MHz
- Four Crystal modes up to 32 MHz
- · Three External Clock modes up to 32 MHz
- 4x Phase Lock Loop (PLL)
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops
- · Two-Speed Oscillator Start-up
- Reference Clock Module:
 - Programmable clock output frequency and duty-cycle

Special Microcontroller Features:

- · Self-Programmable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT)
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- Operating Voltage Range of the Microcontroller:
 2.3V-5.5V
- · Programmable Code Protection
- · Power-Saving Sleep mode

Analog Features:

- · Analog-to-Digital Converter (ADC) Module:
 - 10-bit resolution
 - Nine analog input channels
 - Conversion available during Sleep
- · Analog Comparator Module:
 - Two rail-to-rail analog comparators
 - Power mode control
 - Software controllable hysteresis
- · Voltage Reference Module:
 - Fixed Voltage Reference (FVR) with multiple output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

Peripheral Features:

- 12 Digital I/O Pins and one Input-only Pin:
 - High current sink/source 25 mA/25 mA
 - Individually programmable weak pull-ups
 - Individually programmable Interrupt-on-change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- · Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Dedicated, low-power 32 kHz oscillator driver
- Three Timer2 types: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture, Compare, PWM (CCP) Modules (one is internal only)
- Two Enhanced CCP (ECCP) Modules:
 - Software-selectable time bases
 - Auto-shutdown and auto-restart
 - PWM steering

Peripheral Features: (Continued)

- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) Module:
 - Supports LIN 2.1 and J2602
 - Auto-Baud Detect
 - Auto Wake-up on BREAK character
- mTouch™ Sensing Oscillator Module:
 - Up to 12 input channels
- · Data Signal Modulator Module:
 - Selectable modulator and carrier sources
- · SR Latch:
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications
- On-board Voltage Regulator:
 - Output voltage of 5.0V with tolerances of ±2% over temperature range
 - Maximum continuous input voltage of 30V
 - Internal thermal overload protection
 - Internal short circuit current limit
 - External components limited to filter capacitor only and load capacitor
 - Automatic thermal shutdown

- Internal Bus Transceiver compliant with LIN Bus Specifications 1.3, 2.0 and 2.1, and compliant to SAE J2602:
 - Support Baud Rates up to 20 Kbaud
 - 43V load dump protected
 - Very low EMI meets stringent OEM requirements
 - Wide supply voltage, 7.0V-30.0V continuous
 - Internal bus pull-up resistor and diode
 - Protected against ground shorts
 - Protected against loss of ground
 - High current drive
 - Automatic thermal shutdown
- Extended Temperature Range: -40 to +125°C

PIC16F1829LIN Device Overview

	Program Memory	Data M	lemory		<u>-</u>	<u>-</u>		bit)		ge)	ridge)			v
Device	Words	SRAM (bytes)	Data EEPROM (bytes)	1/0s ₍₁₎	10-bit ADC (ch)	Cap Sense (ch)	Comparators	Timers (8/16-b	EUSART ⁽²⁾	ECCP (Full-Brid	ECCP (Half-Brid	doo	SR Latch	Other Feature
PIC16F1829LIN	8K	1024	256	13	9	12	2	4/1	1	1	1	1 ⁽³⁾	Yes	LIN/J2602 Transceiver, Voltage Regulator

- Note 1: One pin is input-only.
 - 2: EUSART dedicated to LIN communications.
 - 3: One CCP only available internally.




TABLE 1-1: PIC16F1829LIN PIN SUMMARY

O/I	20-Pin SSOP	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	CCP	EUSART	Interrupt	Modulator	Pull-up	Basic
RA0	19	AN0	VREF- DACOUT	CPS0	C1IN+		_	_	_	IOC	_	Y	ICSPDAT/ ICDDAT
RA1	18	AN1	VREF+	CPS1	C12IN0-	SRI	_	_	_	IOC	_	Y	ICSPCLK/ ICDCLK
RA2	17	AN2	_	CPS2	C1OUT	SRQ	T0CKI	CCP3 FLT0	_	INT/ IOC	_	Υ	_
RA3	4	_	_	_	_		T1G ⁽¹⁾	_	_	IOC		Y ⁽⁴⁾	MCLR VPP
RA4	3	AN3		CPS3	1	ı	T1G ⁽¹⁾ T1OSO	P2B ⁽¹⁾	1	IOC	ı	Y	OSC2 CLKOUT CLKR
RA5	2	ı	_	ı	ı	l	T1CKI T1OSI	CCP2 ⁽¹⁾ P2A ⁽¹⁾	_	IOC	ı	Y	OSC1 CLKIN
RB4	13	AN10	_	CPS10	_	_	_	_	_	IOC	_	Υ	_
RB5	(2)	_	_	_	_	_	_	_	RX ⁽¹⁾	_	_	Υ	_
RB6	(2)	_	_	_	_	_	_	_	_	_	_	Υ	CS/LWAKE
RB7	(2)	_	_	_	_	_	_	_	TX ⁽¹⁾	_	_	Υ	_
RC0	16	AN4	_	CPS4	C2IN+	_	_	P1D ⁽¹⁾	_	_	_	Υ	_
RC1	15	AN5	_	CPS5	C12IN1-	_	_	P1C ⁽¹⁾	_	_	_	Υ	_
RC2	14	AN6	_	CPS6	C12IN2-	_	_	P1D ⁽¹⁾ P2B ⁽¹⁾	_	_	MDCIN1	Y	_
RC3	7	AN7	_	CPS7	C12IN3-		1	P1C ⁽¹⁾ CCP2 ⁽¹⁾ P2A ⁽¹⁾	_		MDMIN	Y	_
RC4	6	_	_	_	C2OUT	SRNQ	_	P1B	_	_	MDOUT	Υ	_
RC5	5	_	_	_	_	_	_	CCP1 P1A	_	_	MDCIN2	Y	_
RC6	_	_	_	_	_	_	_	_	_	_	_		No connection
RC7	(2)	١	_	ı	1	ı	ı	_			ı	Y	POWERGOOD input from Voltage Regulator
FAULT /TXE	12	-	_	1	1	1	1	_	_	_	1	_	_
VBAT	11	_	_	_	_	_	_	_	_	_	_	_	_
VREG	10	_	_	_	_	_	_	_	_	_	_	_	_
LBUS	9	_	_	_	_	_	_	_	_	_	-	_	_
VDD	1	_	_	_	_	_	_	_	_		_	-	VDD
Vss	20	_	_	_	_	_	_	_	_	_	_	_	Vss
Vss	8	_	_	_	_	_	_	_	_	_	_	_	LIN Vss

Note 1: Pin function is selectable via the APFCON0 or APFCON1 register.

2: Internal connection. No associated external pin.

Table of Contents

1.0 Device Overview	7
2.0 Using the PIC16F1829LIN in LIN Bus Applications	13
3.0 Enhanced Mid-range CPU	19
3.0 Enhanced Mid-range CPU 4.0 Memory Organization	21
5.0 I/O Ports	38
6.0 Analog-to-Digital Converter (ADC) Module	48
7.0 Master Synchronous Serial Port (MSSP1 and MSSP2) Module	
8.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	52
9.0 Consideration of Split Power Supplies and During Debug	57
10.0 Electrical Specifications	58
11.0 Packaging Information	64
Appendix A: Data Sheet Revision History	67
The Microchip Web Site	70
Customer Change Notification Service	70
Customer Support	70
Customer Support	71
Product Identification System	72

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

The PIC16F1829LIN is described within this data sheet. It is available in 20-pin SSOP package. Figure 1-1 shows a block diagram of the PIC16F1829LIN device. Tables 1-1 and 1-2 show the pinout description.

Refer to Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16F1829LIN									
ADC		•									
Capacitive Sensing (CPS) M	•										
Data EEPROM	Data EEPROM										
Digital-to-Analog Converter (Digital-to-Analog Converter (DAC)										
Digital Signal Modulator (DS	•										
EUSART	•										
Fixed Voltage Reference (FV	•										
SR Latch	•										
Capture/Compare/PWM Mod	lules										
	ECCP1	•									
	ECCP2	•									
	CCP3	•									
Comparators											
	C1	•									
	C2	•									
Timers											
	Timer0	•									
	Timer1	•									
	Timer2	•									
	Timer4	•									
	Timer6	•									

FIGURE 1-1: PIC16F1829LIN BLOCK DIAGRAM⁽¹⁾




TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/VREF-/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/ICSPDAT/ICDDAT	AN0	AN	_	A/D Channel 0 input.
	CPS0	AN	_	Capacitive sensing input 0.
	C1IN+	AN	_	Comparator C1 positive input.
	VREF-	AN	_	A/D and DAC Negative Voltage Reference input.
	DACOUT	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.
SRI/ICSPCLK/ICDCLK	AN1	AN	_	A/D Channel 1 input.
	CPS1	AN	_	Capacitive sensing input 1.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	SRI	ST	_	SR latch input.
	ICSPCLK	ST	_	Serial Programming Clock.
	ICDCLK	ST	_	In-Circuit Debug Clock.
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.
C1OUT/SRQ/CCP3/FLT0	AN2	AN	_	A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	T0CKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt.
	C10UT	_	CMOS	Comparator C1 output.
	SRQ	_	CMOS	SR latch non-inverting output.
	CCP3	ST	CMOS	Capture/Compare/PWM 3.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RA3/T1G ⁽¹⁾ /VPP/MCLR	RA3	TTL	_	General purpose input.
	T1G	ST	_	Timer1 gate input.
	VPP	HV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/CLKR P2B ⁽¹⁾ /T1G ^(1,2)	AN3	AN	_	A/D Channel 3 input.
P2BC//TIGC-/	CPS3	AN	_	Capacitive sensing input 3.
	OSC2		CMOS	Comparator C2 output.
	CLKOUT	I	CMOS	Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	CLKR	_	CMOS	Clock Reference output.
	P2B	_	CMOS	PWM output.
	T1G	ST	_	Timer1 gate input.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels 1^2C^{TM} = Schmitt Trigger input with 1^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA5/CLKIN/OSC1/T1OSI/	RA5	TTL	CMOS	General purpose I/O.
T1CKI/P2A ⁽¹⁾ /CCP2 ⁽¹⁾	CLKIN	CMOS	_	External clock input (EC mode).
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	_	Timer1 clock input.
	P2A	_	CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM 2.
RB4/AN10/CPS10	RB4	TTL	CMOS	General purpose I/O.
	AN10	AN	_	A/D Channel 10 input.
	CPS10	AN	_	Capacitive sensing input 10.
RB5 ⁽³⁾ /RX ^(1,2) /	RB5	TTL	CMOS	General purpose I/O.
	RX	ST	_	USART asynchronous input.
RB6 ⁽³⁾ /CS/LWAKE	RB6	TTL	CMOS	General purpose I/O.
	CS/ LWAKE	TTL	OD	LIN Transceiver Chip Select and Wake-up.
RB7 ⁽³⁾ /TX ^(1,2)	RB7	TTL	CMOS	General purpose I/O.
	TX	_	CMOS	USART asynchronous transmit.
RC0/AN4/CPS4/C2IN+/P1D ⁽¹⁾	RC0	TTL	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 input.
	CPS4	AN	_	Capacitive sensing input 4.
	C2IN+	AN	_	Comparator C2 positive input.
	P1D	_	CMOS	PWM output.
RC1/AN5/CPS5/C12IN1-/P1C ⁽¹⁾	RC1	TTL	CMOS	General purpose I/O.
	AN5	AN	_	A/D Channel 5 input.
	CPS5	AN	_	Capacitive sensing input 5.
	C12IN1-	AN	_	Comparator C1 or C2 negative input.
	P1C	_	CMOS	PWM output.
RC2/AN6/CPS6/C12IN2-/	RC2	TTL	CMOS	General purpose I/O.
P1D ^(1,2) /P2B ^(1,2) /MDCIN1	AN6	AN	_	A/D Channel 6 input.
	CPS6	AN	_	Capacitive sensing input 6.
	C12IN2-	AN	_	Comparator C1 or C2 negative input.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	MDCIN1	ST	_	Modulator Carrier Input 1.
RC3/AN7/CPS7/C12IN3-/	RC3	TTL	CMOS	General purpose I/O.
P2A ^(1,2) /CCP2 ^(1,2) /P1C ^(1,2) /	AN7	AN	_	A/D Channel 7 input.
MDMIN	CPS7	AN	_	Capacitive sensing input 7.
	C12IN3-	AN		Comparator C1 or C2 negative input.
	P2A	_	CMOS	PWM output.
	CCP2	AN	_	Capacitive sensing input 2.
	P1C		CMOS	PWM output.
	MDMIN	ST	_	Modulator source input.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC4/C2OUT/SRNQ/P1B/	RC4	TTL	CMOS	General purpose I/O.
MDOUT	C2OUT	_	CMOS	Comparator C2 output.
	SRNQ	_	CMOS	SR latch inverting output.
	P1B	_	CMOS	PWM output.
	MDOUT	_	CMOS	Modulator output.
RC5/P1A/CCP1//	RC5	TTL	CMOS	General purpose I/O.
MDCIN2	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	MDCIN2	ST	_	Modulator Carrier Input 2.
RC6	RC6	_	_	No connection.
RC7/POWERGOOD	RC7	TTL	_	POWERGOOD input from voltage regulator.
FAULT/TXE	_	TTL	OD	LIN Fault Indicator and Transmitter Enable.
VBAT	Battery Supply	Power	_	Battery voltage input to the LIN Transceiver and the voltage regulator.
VREG	Regulator Output	_	Power	Regulated 5.0V output.
LBUS	Network Bus	HV	HV	LIN/J2602 bus network connection.
VDD	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.
LIN Vss	Vss	Power	_	Ground reference for voltage regulator and LIN bus.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels 1^2C^{TM} = Schmitt Trigger input with 1^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

NOTES:


2.0 USING THE PIC16F1829LIN IN LIN BUS APPLICATIONS

Note: Failure to follow the recommended setup and initialization may result in improper or unknown LIN operation.

2.1 Hardware


The PIC16F1829LIN internal connections are optimized to reduce the number of components in a typical LIN/J2602 node in a LIN bus system. Some features and modules of the stand-alone PIC16F1829 are no longer available or their functionality has changed.

FIGURE 2-1: TYPICAL LIN NETWORK CONFIGURATION



For this reason, the following figure (Figure 2-2) is a recommended block diagram. Note that the microcontroller is powered by the internal voltage regulator and an external connection must be made between VREG and VBB along with a load capacitor. FAULT/TXE can be monitored or controlled by any I/O pin.

FIGURE 2-2: TYPICAL PIC16F1829LIN APPLICATION



Note 1: CF is the filter capacitor for the external voltage supply.

2: Transient suppressor diode. VCLAMP L = 27V.

3: These components are required for additional load dump protection above 43V.

2.2 Software

Please refer to the sections of this data sheet to determine what facilities have changed and what register values need to be properly initialized. Failure to follow these guidelines may result in improper operation.

2.2.1 TYPICAL INITIALIZATION CODE

```
InitialiseIOports
      banksel ANSELH
      MOVLW 0x04
                           ;disable AN8:9,11
      ANDWF ANSELH, f
      banksel TRISB
      MOVLW 0xC0
                           ; PORTB7:6 must be inputs
      IORWF TRISB, f
MOVLW 0xCF
                            ; PORTB5:4 must be outputs
      ANDWF TRISB, f
      MOVLW 0x80
       IORWF TRISC, f
                           ; PORTC7 is an input
      banksel LATB
       BSF LINCS
                            ;Chip Select Transceiver
      RETURN
SetupLINUSART
      banksel RCSTA
       MOVLW B'10010000'
                            ;UART enabled, 8-bit, continuous receive
      MOVWF RCSTA
      MOVLW B'00000100'
                           ;8-bit, asynchronous, high-baudrate
      MOVWF TXSTA
      MOVLW B'00001000'
                            ;16-bit Baud Rate Generator
      MOVWF BAUDCON
       CLRF SPBRGH
      MOVLW 0x31
                            ; setup initially for 20KBaud @ 4.0MHz, BRGH=1, BRG16=1
      MOVWF SPBRG
       banksel LATB
      BSF LINCS
                           ;to enable transceiver
      RETURN
```

2.2.2 SAMPLE TRANSMIT SOFTWARE

```
This routine is called when PIR1<TXIF> = 1:

PutDATAbyte

banksel TXREG

MOVF INDFO,w ; copy data byte into w-register

MOVWF TXREG

INCF FSRO, f ; point to next location

DECFSZ MESSAGE_COUNTER, f ; decrement Message Counter by one

RETURN
```

2.2.3 SAMPLE RECEIVE SOFTWARE

```
The following routines are called when PIR1<RCIF> = 1:
GetBREAK
       banksel RCSTA
       BTFSS RCSTA, FERR ; was BREAK character longer than 8 bits?
       GOTO BadBREAKchar ; no, not a valid BREAK, too short
       MOVF RCREG,w ; dump break character, reset RCIF and FERR
       BTFSS STATUS, Z
             BadBREAKchar ; no, not a valid BREAK, not zero
       GOTO
       DECF
              MESSAGE COUNTER
       banksel PORTB
       BTFSS LINRX
       GOTO
              $-2
       banksel BAUDCTL
       BSF BAUDCTL, ABDEN ; enable AutoBaud
       RETURN
BadBREAKchar
       MOVF
             RCREG,w ; dump break character, reset RCIF and FERR
       RETURN
GetSYNC
       banksel BAUDCTL
       BTFSC BAUDCTL, ABDOVF; did baud rate generator overflow?
       GOTO BadSYNCchar; yes, bad sync character
       BTFSC RCSTA, FERR; was there a Framing Error?
       GOTO BadSYNCchar; yes, bad sync character
       DECF
               SPBRG
       MOVF
               RCREG, w
                              ; dump sync character, reset RCIF
       DECF
              MESSAGE COUNTER
       RETURN
BadSYNCchar
       BCF
              BAUDCTL, ABDOVF; clear the overflow condition
       MOVLW .12 ; reset the state machine
       MOVWF MESSAGE COUNTER
       RETURN
GetDATAbyte
       banksel RCREG
       MOVF RCREG,w ; get character, reset RCIF and FERR MOVWF RXTX_REG ; copy data into w-register MOVWF INDFO ; copy data into data area INCF FSRO, f ; point to next location
       DECF MESSAGE COUNTER, f ; decrement number of bytes to receive by one
       RETURN
```

2.3 Routing CCP4 to a Pin

Normally, CCP4 uses RC6 as an output pin. This pin is not available on the PIC16F1829LIN. This output function can be re-routed to RC4, through the Data Signal Modulator (DSM), as shown below.


```
; Setup CCP4
   banksel PR2
   movlw 0xFF
                    ; set PWM for highest resolution
   movwf PR2
   banksel CCP4CON
   movlw b'00001100'; set for PWM mode
   movwf CCP4CON
   movlw
         0x80
                   ; preload the duty cycle with a value
   movwf CCPR4L
   banksel CCPTMRS
   movlw 0x00
                    ; set Timer2 as clock source
   movwf CCPTMRS
   banksel PIR1
   bcf PIR1,TMR2IF; clear timer overflow flag
   movlw b'00000101'; clock prescaler = 4
   movwf T2CON
   bsf
          T2CON, TMR2ON; turn on Timer 2
; Setup DSM to route CCP4 to RC4
   banksel MDCON
   movlw b'11000000'; enable DSM, enable output pin
   movwf MDCON
   movlw 0x00
                    ; modulation controlled by MCBIT
   movwf MDSRC
   movlw 0x87
                   ; select CCP4 as carrier frequency and disable RC6
   movwf MDCARL
   movwf MDCARH
                    ; modulation source does not matter because high and low carriers are the
                     ; same.
```

NOTES:

3.0 ENHANCED MID-RANGE CPU

See "PIC16(L)F1825/1829 Data Sheet" (DS41440) for description of the enhanced mid-range 8-bit CPU core.

FIGURE 3-1: CORE BLOCK DIAGRAM



NOTES:

4.0 MEMORY ORGANIZATION

See "PIC16(L)F1825/1829 Data Sheet" (DS41440) for descriptions of Program memory, Data RAM and Data EEPROM.

DS41673A-page 22

TABLE 4-1: PIC16F1829LIN MEMORY MAP, BANKS 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h 008h	FSR1H BSR	087h 088h	FSR1H BSR	107h 108h	FSR1H BSR	187h 188h	FSR1H BSR	207h 208h	FSR1H BSR	287h 288h	FSR1H BSR	307h 308h	FSR1H BSR	387h 388h	FSR1H BSR
009h	WREG	089h	WREG	100H	WREG	189h	WREG	20011 209h	WREG	289h	WREG	309h	WREG	389h	WREG
009H	PCLATH	08Ah	PCLATH	10911 10Ah	PCLATH	18Ah	PCLATH	209H	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00An	INTCON	08Bh	INTCON	10An	INTCON	18Bh	INTCON	20An	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	-	38Ch	INLVLA
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	_	30Dh		38Dh	INLVLB
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	WPUC	28Eh		30Eh		38Eh	INLVLC
00En		08Fh	_	10Fh		18Fh	— — — — — — — — — — — — — — — — — — —	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	_	090h	_	110h	_	190h	_	210h	_	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H	392h	IOCAN
013h	_	093h	_	113h	CM2CON0	193h	EEDATL	213h	SSP1MSK	293h	CCP1CON	313h	CCP3CON	393h	IOCAF
014h	_	094h	_	114h	CM2CON1	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	_	394h	IOCBP
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	EECON1	215h	SSP1CON	295h	CCP1AS	315h	_	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	_	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSP1CON3	297h	_	317h	_	397h	_
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	_	218h		298h	CCPR2L	318h	CCPR4L	398h	_
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	SSP2BUF	299h	CCPR2H	319h	CCPR4H	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah	SSP2ADD	29Ah	CCP2CON	31Ah	CCP4CON	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	SSP2MSK	29Bh	PWM2CON	31Bh	_	39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch		19Ch	SPBRGH	21Ch	SSP2STAT	29Ch	CCP2AS	31Ch	_	39Ch	MDCON
01Dh		09Dh	ADCON0	11Dh	APFCON0	19Dh	RCSTA	21Dh	SSP2CON	29Dh	PSTR2CON	31Dh		39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	APFCON1	19Eh	TXSTA	21Eh	SSP2CON2	29Eh	CCPTMRS	31Eh	_	39Eh	MDCARL
01Fh	CPSCON1	09Fh		11Fh		19Fh	BAUDCON	21Fh	SSP2CON3	29Fh	_	31Fh	_	39Fh	MDCARH
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
			General		General		General		General		General		General		General
			Purpose		Purpose		Purpose		Purpose		Purpose		Purpose		Purpose
	General		Register		Register		Register		Register		Register		Register		Register
	Purpose		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes
06Fh	Register 96 Bytes	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	JO Dylos	0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
			Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
			70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend: = Unimplemented data memory locations, read as '0'

Note 1: Registers in bold have functional differences. Please refer to the appropriate chapters for details.

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	_	48Ch	_	50Ch	_	58Ch	_	60Ch	_	68Ch		70Ch		78Ch	
40Dh	_	48Dh	_	50Dh	_	58Dh	_	60Dh	_	68Dh	_	70Dh	_	78Dh	_
40Eh	_	48Eh	_	50Eh	_	58Eh	_	60Eh	_	68Eh	_	70Eh	_	78Eh	_
40Fh	_	48Fh	_	50Fh	_	58Fh	_	60Fh	_	68Fh	_	70Fh	_	78Fh	_
410h	_	490h	_	510h	_	590h	_	610h	_	690h	_	710h	_	790h	_
411h	_	491h	_	511h	_	591h	_	611h	_	691h	_	711h	_	791h	_
412h	_	492h	_	512h	_	592h	_	612h	_	692h	_	712h	_	792h	_
413h	_	493h	_	513h	_	593h	_	613h	_	693h	_	713h	_	793h	_
414h	_	494h	_	514h	_	594h	_	614h	_	694h	_	714h	_	794h	_
415h	TMR4	495h	_	515h	_	595h	_	615h	_	695h	_	715h	_	795h	_
416h	PR4	496h		516h		596h		616h	_	696h	_	716h	_	796h	_
417h	T4CON	497h		517h		597h		617h	_	697h	_	717h	_	797h	_
418h	_	498h		518h		598h		618h		698h	_	718h	_	798h	_
419h		499h		519h		599h		619h	_	699h	_	719h	_	799h	_
41Ah	_	49Ah		51Ah		59Ah		61Ah		69Ah	_	71Ah	_	79Ah	_
41Bh	_	49Bh		51Bh		59Bh		61Bh		69Bh	_	71Bh	_	79Bh	_
41Ch	TMR6	49Ch	_	51Ch	_	59Ch	_	61Ch	_	69Ch	_	71Ch	_	79Ch	_
41Dh	PR6	49Dh		51Dh		59Dh		61Dh		69Dh	_	71Dh	_	79Dh	_
41Eh	T6CON	49Eh		51Eh		59Eh		61Eh	_	69Eh	_	71Eh	_	79Eh	_
41Fh	_	49Fh	_	51Fh	_	59Fh	_	61Fh	_	69Fh	_	71Fh	_	79Fh	_
420h		4A0h		520h		5A0h		620h	General Purpose	6A0h		720h		7A0h	
	General		General		General		General		Register						
	Purpose		Purpose		Purpose		Purpose	64Fh	48 Bytes		Unimplemented		Unimplemented		Unimplemented
	Register		Register		Register		Register	650h			Read as '0'		Read as '0'		Read as '0'
	80 Bytes		80 Bytes		80 Bytes		80 Bytes		Unimplemented						
46Fh		4EFh		56Fh		5EFh		66Fh	Read as '0'	6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
4756	7011 7111	4FFh	7011 7111	57Fk	7011 7111	5FFh		67Fh	''''	6FFh	70 77.11	77.	7011 7111	7FFh	7011 7111
47Fh		_ 4FFN		57Fh		อะเม		0/FN		orrn		77Fh		/FFN	

Legend: = Unimplemented data memory locations, read as '0'

Note 1: Registers in bold have functional differences. Please refer to the appropriate chapters for details.

DS41673A-page 24

TABLE 4-3: PIC16F1829LIN MEMORY MAP, BANKS 16-23

BANK 16 BANK 17 BANK 18 BANK 19 BANK 20 BANK 21

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	INDF0	880h	INDF0	900h	INDF0	980h	INDF0	A00h	INDF0	A80h	INDF0	B00h	INDF0	B80h	INDF0
801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	B0Ah	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	B0Bh	INTCON	B8Bh	INTCON
80Ch		88Ch		90Ch	_	98Ch	_	A0Ch	_	A8Ch		B0Ch		B8Ch	_
80Dh		88Dh		90Dh	_	98Dh	_	A0Dh	_	A8Dh		B0Dh		B8Dh	_
80Eh		88Eh		90Eh		98Eh		A0Eh		A8Eh		B0Eh		B8Eh	_
80Fh	_	88Fh		90Fh	_	98Fh	_	A0Fh	_	A8Fh		B0Fh	_	B8Fh	_
810h	_	890h		910h	_	990h	_	A10h	_	A90h		B10h	_	B90h	_
811h		891h		911h	_	991h	_	A11h	_	A91h		B11h	_	B91h	_
812h		892h		912h	_	992h	_	A12h		A92h		B12h	_	B92h	_
813h		893h		913h		993h	_	A13h	_	A93h		B13h	_	B93h	_
814h	_	894h		914h	_	994h	_	A14h	_	A94h		B14h	_	B94h	_
815h	_	895h		915h		995h	_	A15h		A95h	_	B15h		B95h	_
816h		896h		916h		996h		A16h	_	A96h		B16h	_	B96h	_
817h	_	897h		917h	_	997h	_	A17h	_	A97h		B17h		B97h	_
818h		898h		918h	_	998h	_	A18h	_	A98h		B18h	_	B98h	_
819h	_	899h		919h	_	999h	_	A19h	_	A99h	_	B19h	_	B99h	_
81Ah	_	89Ah		91Ah	_	99Ah	_	A1Ah	_	A9Ah	_	B1Ah	_	B9Ah	_
81Bh		89Bh		91Bh		99Bh		A1Bh		A9Bh		B1Bh		B9Bh	_
81Ch		89Ch		91Ch		99Ch		A1Ch		A9Ch	_	B1Ch	_	B9Ch	_
81Dh	_	89Dh		91Dh	_	99Dh	_	A1Dh	_	A9Dh	_	B1Dh	_	B9Dh	_
81Eh		89Eh		91Eh	_	99Eh		A1Eh		A9Eh		B1Eh		B9Eh	_
81Fh 820h	_	89Fh 8A0h		91Fh 920h		99Fh 9A0h		A1Fh A20h		A9Fh AA0h		B1Fh B20h		B9Fh BA0h	_
02011		OAUII		92011		3AUII		AZUII		AAUII		D2011		DAUII	
									l la incula no cata d		l la incole no ente d		l la insula na anta d		l la incoloración d
	Unimplemented Read as '0'														
	rtodd do o		11000 00		11000 00 0		11000 00 0		11000 00 0		11000 00 0		rioda do o		riodd do o
0051		0551		0051		9EFh		4051		AEFh		DOEL		BEFh	
86Fh 870h		8EFh 8F0h		96Fh 970h		9EFn 9F0h		A6Fh A70h		AEFn AF0h		B6Fh B70h		BEFN BF0h	
07011	Accesses	OFUII	Accesses	97011	Accesses	SEOU	Accesses	Arun	Accesses	AFUII	Accesses	ווטום	Accesses	פרטוו	Accesses
	70h – 7Fh														
87Fh		8FFh		97Fh		9FFh	-	A7Fh		AFFh		B7Fh		BFFh	
0/111			A data area area. In	3/11/		31111		/3/111		/31 1 11		ווווע		וויום	

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: Registers in bold have functional differences. Please refer to the appropriate chapters for details.

DS41673A-page 25

TABLE 4-4: PIC16F1829LIN MEMORY MAP, BANKS 24-31

C00h C01h C02h C03h C04h C05h	INDF0 INDF1 PCL STATUS FSR0L FSR0H	C80h C81h C82h C83h	INDF0 INDF1 PCL	D00h D01h	INDF0	D80h	INDF0	1	1110.50	1 -aa. l	1110.50	E00F	INIDEO		
C02h C03h C04h C05h	PCL STATUS FSR0L	C82h		D01h		D0011	INDFU	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C03h C04h C05h	STATUS FSR0L		DCI	D0 111	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C04h C05h	FSR0L	C83h	FCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C05h		000	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
-	FSR0H	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
T		C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	_	C8Ch		D0Ch	_	D8Ch		E0Ch	_	E8Ch	_	F0Ch	_	F8Ch	
C0Dh	_	C8Dh	_	D0Dh	_	D8Dh	_	E0Dh	_	E8Dh	_	F0Dh	_	F8Dh	
C0Eh	_	C8Eh		D0Eh	_	D8Eh		E0Eh	_	E8Eh	_	F0Eh	_	F8Eh	
C0Fh	_	C8Fh	_	D0Fh	_	D8Fh		E0Fh	_	E8Fh	_	F0Fh	_	F8Fh	
C10h	_	C90h	_	D10h	_	D90h	_	E10h	_	E90h	_	F10h	_	F90h	
C11h	_	C91h	_	D11h	_	D91h	_	E11h	_	E91h	_	F11h	_	F91h	
C12h	_	C92h	_	D12h	_	D92h	_	E12h	_	E92h	_	F12h	_	F92h	
C13h	_	C93h	_	D13h	_	D93h	_	E13h	_	E93h	_	F13h	_	F93h	
C14h	_	C94h		D14h	_	D94h		E14h		E94h		F14h	_	F94h	
C15h	_	C95h		D15h	_	D95h		E15h		E95h	_	F15h	_	F95h	
C16h	_	C96h		D16h	_	D96h		E16h		E96h	_	F16h	_	F96h	
C17h	_	C97h		D17h	_	D97h		E17h		E97h	_	F17h	_	F97h	See Table 4-5 for
C18h	_	C98h		D18h	_	D98h		E18h		E98h	_	F18h	_	F98h	register mapping
C19h		C99h		D19h	_	D99h		E19h	_	E99h		F19h		F99h	details
C1Ah		C9Ah		D1Ah		D9Ah		E1Ah	_	E9Ah		F1Ah		F9Ah	
C1Bh		C9Bh		D1Bh		D9Bh		E1Bh		E9Bh		F1Bh		F9Bh	
C1Ch		C9Ch		D1Ch		D9Ch		E1Ch	_	E9Ch		F1Ch		F9Ch	
C1Dh		C9Dh		D1Dh		D9Dh		E1Dh	_	E9Dh		F1Dh	_	F9Dh	
C1Eh		C9Eh		D1Eh		D9Eh		E1Eh	_	E9Eh		F1Eh	_	F9Eh	
C1Fh C20h		C9Fh CA0h		D1Fh		D9Fh		E1Fh	_	E9Fh		F1Fh F20h	_	F9Fh	
C2011		CAUII		D20h		DA0h		E20h		EA0h		FZUII		FA0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h	Accesses 70h – 7Fh	CF0h	Accesses 70h – 7Fh	D70h D7Fh	Accesses 70h – 7Fh	DF0h	Accesses 70h – 7Fh	E70h E7Fh	Accesses 70h – 7Fh	EF0h	Accesses 70h – 7Fh	F70h F7Fh	Accesses 70h – 7Fh	FF0h	Accesses 70h – 7Fh

Legend:

= Unimplemented data memory locations, read as '0'.

TABLE 4-5: PIC16F1829LIN MEMORY MAP, BANK 31

	•	
	Bank 31	
F8Ch		
	Unimplemented	
	Read as '0'	
FE3h		
FE4h	STATUS_SHAD	
FE5h	WREG_SHAD	
FE6h	BSR_SHAD	
FE7h	PCLATH_SHAD	
FE8h	FSR0L_SHAD	
FE9h	FSR0H_SHAD	
FEAh	FSR1L_SHAD	
FEBh	FSR1H_SHAD	
FECh	_	
FEDh	STKPTR	
FEEh	TOSL	
FEFh	TOSH	
		•
Legend:	= Unimplemented da	ta memory locations,
	read as '0'.	

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY

	7 0.		0.10.10.1				1	1		-	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
000h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
001h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
002h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	syte					0000 0000	0000 0000
003h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
005h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h ⁽¹⁾	FSR1H	Indirect Data	Memory Addre	ess 1 High Poi	nter					0000 0000	0000 0000
008h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
009h ⁽¹⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
00Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
00Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
00Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh ⁽²⁾	PORTB	LINTX	LINCS	LINRX	RB4	_	_	_	_	xxxx	xxxx
00Eh ⁽²⁾	PORTC	PWRGD	_	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	xxxx xxxx
00Fh	_	Unimplement	ted							_	_
010h	_	Unimplement	ted							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF	0000 00	0000 00
013h	PIR3	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	00 0-0-	00 0-0-
014h	PIR4	_	_	_	_	_	_	BCL2IF	SSP2IF	00	00
015h	TMR0	Timer0 Modu	le Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Pogi	otor for the Lo	act Cignificant	Byte of the 16	S-hit TMR1 Re	nister			xxxx xxxx	uuuu uuuu
017h		I loluling ixegi	Ster for the Lea	asi Signilicani	D , 10 01 11.0 10	Dit Hilliam Child	giotoi			AAAA AAAA	
	TMR1H			st Significant E	•					XXXX XXXX	uuuu uuuu
018h	TMR1H T1CON				Byte of the 16			_	TMR10N		
		Holding Regi	ster for the Mo	st Significant B	Byte of the 16	-bit TMR1 Re	gister	— T1GS	TMR10N S<1:0>	xxxx xxxx	uuuu uuuu
018h	T1CON	Holding Regi	ster for the Mo TMR1CS0 T1GPOL	est Significant E	Byte of the 16- S<1:0>	-bit TMR1 Report T10SCEN	gister T1SYNC	— T1GS		xxxx xxxx 0000 00-0	uuuu uuuu uuuu uu-u
018h 019h	T1CON T1GCON	Holding Regi TMR1CS1 TMR1GE	TMR1CS0 T1GPOL lle Register	est Significant E	Byte of the 16- S<1:0>	-bit TMR1 Report T10SCEN	gister T1SYNC	— T1GS:		xxxx xxxx 0000 00-0 0000 0x00	uuuu uuuu uuuu uu-u uuuu uxuu
018h 019h 01Ah	T1CON T1GCON TMR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu	TMR1CS0 T1GPOL lle Register	est Significant E	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	gister T1SYNC			xxxx xxxx 0000 00-0 0000 0x00 0000 0000	uuuu uuuu uuuu uu-u uuuu uxuu 0000 0000
018h 019h 01Ah 01Bh	T1CON T1GCON TMR2 PR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu	TMR1CS0 T1GPOL Tle Register d Register	st Significant E T1CKP T1GTM	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	gister T1SYNC T1GVAL		S<1:0>	xxxx xxxx 0000 00-0 0000 0x00 0000 0000 1111 1111	uuuu uuuu uuuu uu-u uuuu uxuu 0000 0000 1111 1111
018h 019h 01Ah 01Bh 01Ch	T1CON T1GCON TMR2 PR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu Timer2 Perior	TMR1CS0 T1GPOL Tle Register d Register	st Significant E T1CKP T1GTM	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	T1SYNC T1GVAL TMR2ON		S<1:0>	xxxx xxxx 0000 00-0 0000 0x00 0000 0000 1111 1111	uuuu uuuu uuuu uu-u uuuu uxuu 0000 0000 1111 1111

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1		,									•
080h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
081h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
082h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
083h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•		•		0000 0000	uuuu uuuu
085h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
089h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
08Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
08Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
08Ch	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh ⁽²⁾	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	1111
08Eh ⁽²⁾	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
08Fh	_	Unimplement	ted							_	_
090h	_	Unimplement	ted							_	_
091h ⁽²⁾	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE	0000 00	0000 00
093h	PIE3	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	00 0-0-	00 0-0-
094h ⁽²⁾	PIE4	_	_	_	_	_	_	BCL2IE	SSP2IE	00	00
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		V	VDTPS<4:0>			SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<	5:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF<	<3:0>		_	SCS	<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	qqqq qq0q
09Bh	ADRESL	A/D Result R	egister Low							xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result R	egister High							xxxx xxxx	uuuu uuuu
09Dh	ADCON0	_		CHS<4:0> GO/DONE ADO						-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	0000 -000	0000 -000
09Fh		Unimplement	ted				•				

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2											
100h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		xxxx xxxx	xxxx xxxx
101h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		xxxx xxxx	xxxx xxxx
102h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant B	Syte					0000 0000	0000 0000
103h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•				0000 0000	uuuu uuuu
105h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
106h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
107h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
108h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
109h ⁽¹⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
10Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
10Ch	LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh ⁽²⁾	LATB	LATB7	LATB6	LATB5	LATB4	_	_	_	_	xxxx	xxxx
10Eh ⁽²⁾	LATC	PWRGD	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu
10Fh	_	Unimplement	ted		•					_	_
110h	_	Unimplement	ted							_	_
111h	CM1CON0	C1ON	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH	l<1:0>	_	_	C1NCH1	C1NCH0	00000	00000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH	l<1:0>	_	_	C2NCI	H<1:0>	000000	000000
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	'R<1:0>	ADFVI	R<1:0>	0q00 0000	0000 00p0
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	000- 00-0	000- 00-0
119h	DACCON1	_	_	_			DACR<4:0>			0 0000	0 0000
11Ah	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimplement	ted							_	_
11Dh ⁽²⁾	APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL	_	_	000- 0000	000- 0000
11Eh ⁽²⁾	APFCON1	_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	00 0000	00 0000
11Fh	_	Unimplement	ted			_				_	_

 $\rm x$ = unknown, $\rm u$ = unchanged, $\rm q$ = value depends on condition, - = unimplemented, $\rm r$ = reserved. Shaded locations are unimplemented, read as '0'.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

Preliminary © 2012 Microchip Technology Inc. DS41673A-page 29

Note 1: These registers can be addressed from any bank.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3											
180h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		xxxx xxxx	xxxx xxxx
181h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		xxxx xxxx	xxxx xxxx
182h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
183h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
184h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
185h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
186h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
187h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
188h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
189h ⁽¹⁾	WREG	Working Reg	ister	•						0000 0000	uuuu uuuu
18Ah ⁽¹⁾	PCLATH	_	Write Buffer f	for the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
18Ch	ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh ⁽²⁾	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	1111	1111
18Eh ⁽²⁾	ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
18Fh	_	Unimplement	ted		•					_	_
190h	_	Unimplement	ted							_	_
191h	EEADRL	EEPROM / P	rogram Memo	ry Address Re	gister Low By	te				0000 0000	0000 0000
192h	EEADRH	_	EEPROM / P	rogram Memo	ry Address Re	egister High B	yte			-000 0000	-000 0000
193h	EEDATL	EEPROM / P	rogram Memo	ory Read Data	Register Low	Byte				xxxx xxxx	uuuu uuuu
194h	EEDATH	_	_	EEPROM / Pi	rogram Memo	ry Read Data	Register Hig	gh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	EECON2	EEPROM co	ntrol register 2	2	•	•				0000 0000	0000 0000
197h	_	Unimplement	ted							_	_
198h	_	Unimplement	ted							_	_
199h	RCREG	EUSART Red	ceive Data Re	gister						0000 0000	0000 0000
19Ah	TXREG	EUSART Tra	nsmit Data Re	egister						0000 0000	0000 0000
19Bh	SPBRGL	BRG<7:0>								0000 0000	0000 0000
19Ch	SPBRGH	BRG<15:8>								0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh ⁽²⁾	BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	01-0 0-00	01-0 0-00

 $\begin{tabular}{ll} \textbf{Legend:} & x = unknown, u = unchanged, q = value depends on condition, $-$ = unimplemented, r = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$

ote 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

.,			<u> </u>	I INEGIOTI			J	, 			1
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
200h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	y		xxxx xxxx	xxxx xxxx
201h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	y		xxxx xxxx	xxxx xxxx
202h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
203h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•			0000 0000	uuuu uuuu
205h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
206h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
207h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
209h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
20Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
20Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh ⁽²⁾	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	1111	1111
20Eh ⁽²⁾	WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	1111 1111	1111 1111
20Fh	_	Unimplement	ted							_	_
210h	_	Unimplement	ted							_	_
211h ⁽²⁾	SSP1BUF				Don't o	are				xxxx xxxx	uuuu uuuu
212h ⁽²⁾	SSP1ADD				Don't o	are				0000 0000	0000 0000
213h ⁽²⁾	SSP1MSK				Don't o	are				1111 1111	1111 1111
214h ⁽²⁾	SSP1STAT	0	0	0	0	0	0	0	0	0000 0000	0000 0000
215h ⁽²⁾	SSP1CON1	0	0	0	0		00	000		0000 0000	0000 0000
216h ⁽²⁾	SSP1CON2	0	0	0	0	0	0	0	0	0000 0000	0000 0000
217h ⁽²⁾	SSP1CON3	0	0	0	0	0	0	0	0	0000 0000	0000 0000
218h	_	Unimplement	ted							_	_
219h ⁽²⁾	SSP2BUF				Don't o	are				xxxx xxxx	uuuu uuuu
21Ah ⁽²⁾	SSP2ADD				Don't o	are				0000 0000	0000 0000
21Bh ⁽²⁾	SSP2MSK				Don't o	are				1111 1111	1111 1111
21Ch ⁽²⁾	SSP2STAT	0	0	0	0	0	0	0	0	0000 0000	0000 0000
21Dh ⁽²⁾	SSP2CON1	0	0	0	0		00	000		0000 0000	0000 0000
21Eh ⁽²⁾	SSP2CON2	0	0	0	0	0	0	0	0	0000 0000	0000 0000
21Fh ⁽²⁾	SSP2CON3	0	0	0	0	0	0	0	0	0000 0000	0000 0000

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5											
280h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	′		xxxx xxxx	xxxx xxxx
281h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
282h ⁽¹⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
284h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter			•	•	0000 0000	uuuu uuuu
285h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
286h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
287h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
288h ⁽¹⁾	BSR	_	— — BSR<4:0>							0 0000	0 0000
289h ⁽¹⁾	WREG	Working Regi	orking Register						0000 0000	uuuu uuuu	
28Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
28Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
28Ch	_	Unimplement	ed	•				•	•	_	_
28Dh	_	Unimplement	ed							_	_
28Eh	_	Unimplement	ed							_	_
28Fh	_	Unimplement	ed							_	_
290h	_	Unimplement	ed							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB)						xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Com	pare/PWM Re	egister 1 (MSB)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1N	√<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN		•	F	P1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE		CCP1AS<2:0>	•	PSS1A	C<1:0>	PSS1B	D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplement	ed	•				•	•	_	_
298h	CCPR2L	Capture/Com	pare/PWM Re	egister 2 (LSB)						xxxx xxxx	uuuu uuuu
299h	CCPR2H	Capture/Com	apture/Compare/PWM Register 2 (MSB)							xxxx xxxx	uuuu uuuu
29Ah	CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	0000 0000
29Bh	PWM2CON	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	0000 0000
29Ch	CCP2AS	CCP2ASE	CCP2AS2	CCP2AS1	CCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	0000 0000
29Dh	PSTR2CON	_	_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 0001
29Eh ⁽²⁾	CCPTMRS	0	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh	_	Unimplement	ed			_	_				

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on	Value on all other
Addices	Nume	Dit 1	Dit 0	Dit 0	Dit 4	Dit 0	Dit 2	Dit 1	Dit 0	POR, BOR	Resets
Bank 6			•		•	•	•	•	•	•	•
300h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	y		xxxx xxxx	xxxx xxxx
301h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	y		xxxx xxxx	xxxx xxxx
302h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea		0000 0000	0000 0000					
303h ⁽¹⁾	STATUS	_	_	ı	TO	PD	Z	DC	С	1 1000	q quuu
304h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
305h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
306h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
307h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
308h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
309h ⁽¹⁾	WREG	Working Regi	ister							0000 0000	uuuu uuuu
30Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
30Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
30Ch	_	Unimplement	ted							_	_
30Dh	_	Unimplement	ted							_	_
30Eh	_	Unimplement	ted							_	_
30Fh	1	Unimplement	ted							_	_
310h	1	Unimplement	ted							_	_
311h	CCPR3L	Capture/Com	pare/PWM Re	gister 3 (LSB)						xxxx xxxx	uuuu uuuu
312h	CCPR3H	Capture/Com	pare/PWM Re	gister 3 (MSB))					xxxx xxxx	uuuu uuuu
313h	CCP3CON	_	_	DC3B1	DC3B0	ССР3М3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000
314h	ı	Unimplement	ted							_	_
315h	_	Unimplement	ted							_	_
316h	_	Unimplement	ted							_	_
317h	_	Unimplement	ted							_	_
318h	CCPR4L	Capture/Com	pare/PWM Re	gister 4 (LSB)						xxxx xxxx	uuuu uuuu
319h	CCPR4H	Capture/Com	pare/PWM Re	gister 4 (MSB))					xxxx xxxx	uuuu uuuu
31Ah	CCP4CON	P4M1	P4M0	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	00 0000
31Bh	_	Unimplement	ted							_	_
31Ch	_	Unimplement	ted							_	_
31Dh	_	Unimplement	ted							_	_
31Eh	_	Unimplement	ted							_	_
31Fh	_	Unimplement	ted							_	_

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
380h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
381h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	,		xxxx xxxx	xxxx xxxx
382h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant B	yte					0000 0000	0000 0000
383h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	iter					0000 0000	uuuu uuuu
385h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	iter					0000 0000	uuuu uuuu
387h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
389h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
38Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
38Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
38Ch	INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	00 0100	00 0100
38Dh	INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	0000	0000
38Eh	INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	11xx xxxx	11xx xxxx
38Fh	_	Unimplement	ted							_	_
390h	_	Unimplement	ted							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	0000	0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	_	_	_	0000	0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	_	_	_	0000	0000
397h	_	Unimplement	ted							_	_
398h	_	Unimplement	ted							_	_
399h	_	Unimplement	ted							_	_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRD	C<1:0>	(CLKRDIV<2:0	>	0011 0000	0011 0000
39Bh	_	Unimplement	ted							_	_
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT			MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS					MDMS	S<3:0>		x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC			MDCL	.<3:0>		xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_		MDCH	l<3:0>		xxx- xxxx	uuu- uuuu

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

		1		I KLOIST				/		1	l
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											
400h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	,		xxxx xxxx	xxxx xxxx
401h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	IL to address	data memory	,		xxxx xxxx	xxxx xxxx
402h ⁽¹⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
403h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
405h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
406h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
407h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
408h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
409h ⁽¹⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
40Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
40Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
40Ch	_	Unimplement	ed							_	_
40Dh	_	Unimplement	ed							_	_
40Eh	_	Unimplement	ed							_	_
40Fh	_	Unimplement	ed							_	_
410h	_	Unimplement	ed							_	_
411h	_	Unimplement	ed							_	_
412h	_	Unimplement	ed							_	_
413h	_	Unimplement	ed							_	_
414h	_	Unimplement	ed							_	_
415h	TMR4	Timer4 Modu	le Register							0000 0000	0000 0000
416h	PR4	Timer4 Perio	d Register							1111 1111	1111 1111
417h	T4CON	_		T4OUTF	'S<3:0>		TMR40N	T4CKF	PS<1:0>	-000 0000	-000 0000
418h	_	Unimplement	ed							_	_
419h	_	Unimplement	ed							_	_
41Ah	_	Unimplement	ed							_	_
41Bh	_	Unimplement	ed							_	_
41Ch	TMR6	Timer6 Modu	le Register							0000 0000	0000 0000
41Dh	PR6	Timer6 Perio	d Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUTF	°S<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh	_	Unimplement	ed							_	_

 $\rm x$ = unknown, $\rm u$ = unchanged, $\rm q$ = value depends on condition, - = unimplemented, $\rm r$ = reserved. Shaded locations are unimplemented, read as '0'.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

Preliminary © 2012 Microchip Technology Inc. DS41673A-page 35

Note 1: These registers can be addressed from any bank.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

IADLL			01101101	1 INECIOI		<i>'''</i> (1) (1)	J. 1	,			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks 9-	30										
x00h/ x80h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	,		xxxx xxxx	xxxx xxxx
x00h/ x81h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	IL to address	data memory	,		xxxx xxxx	xxxx xxxx
x02h/ x82h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
x03h/ x83h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
x05h/ x85h ⁽¹⁾	FSR0H	Indirect Data	ect Data Memory Address 0 High Pointer								0000 0000
x06h/ x86h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
x07h/ x87h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
x08h/ x88h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
x09h/ x89h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
x0Ah/ x8Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
x0Bh/ x8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
x0Ch/ x8Ch — x1Fh/ x9Fh	_	Unimplement	ed							_	_

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

		FLOIALI	0.10.1.0.				J		1	1	1
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F80h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	y		xxxx xxxx	xxxx xxxx
F81h ⁽¹⁾	INDF1	NDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)							xxxx xxxx	xxxx xxxx	
F82h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
F83h ⁽¹⁾	STATUS	_	_	-	TO	PD	Z	DC	С	1 1000	q quuu
F84h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
F85h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
F86h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
F87h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
F88h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
F89h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
F8Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
F8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
F8Ch	_	Unimplement	ed				I	•		_	_
FE3h											
FE4h	STATUS_ SHAD	_	_	-	_	_	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	ister Shadow			•				0000 0000	uuuu uuuu
FE6h	BSR_ SHAD	_	_	_	Bank Select	Register Sha	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	Inter Latch Hig	h Register Sh	adow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poir	nter Shadow					xxxx xxxx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Poi	inter Shadow					xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	1L_ Indirect Data Memory Address 1 Low Pointer Shadow						xxxx xxxx	uuuu uuuu		
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow						xxxx xxxx	uuuu uuuu		
FECh	_	Unimplement	ted							_	_
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							xxxx xxxx	uuuu uuuu
FEFh	TOSH	_	Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu
	. 00.1		- Top-or-otack High byte								

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

Preliminary © 2012 Microchip Technology Inc. DS41673A-page 37

5.0 I/O PORTS

5.1 Alternate Pin Function

The Alternate Pin Function Control 0 (APFCON0) and Alternate Pin Function Control 1 (APFCON1) registers are used to steer specific peripheral input and output functions between different pins. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the differences described below.

The APFCON0 and APFCON1 registers are shown in Register 5-1 and Register 5-2. For this device family, the following functions can be moved between different pins.

- RX/DT/TX/CK
- T1G
- P1B/P1C/P1D/P2B
- CCP1/P1A/CCP2

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

Register Definitions: Alternate Pin Function Control

REGISTER 5-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
RXDTSEL	_	_	_	T1GSEL	TXCKSEL	-	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	RXDTSEL: Pin Selection bit 0 = RX/DT function is on RB5 1 = Do not use
bit 6-4	Unimplemented: Read as '0'
bit 3	T1GSEL: Pin Selection bit 0 = T1G function is on RA4 1 = T1G function is on RA3
bit 2	TXCKSEL: Pin Selection bit 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4
bit 1-0	Unimplemented: Read as '0'

REGISTER 5-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	P1DSEL: Pin Selection bit
	0 = P1D function is on RC2
	1 = P1D function is on RC0
bit 2	P1CSEL: Pin Selection bit
	0 = P1C function is on RC3
	1 = P1C function is on RC1
bit 1	P2BSEL: Pin Selection bit
	0 = P2B function is on RC2
	1 = P2B function is on RA4
bit 0	CCP2SEL: Pin Selection bit
	0 = CCP2 function is on RC3
	1 = CCP2 function is on RA5

5.2 PORTB Registers

PORTB is a 4-bit wide, bidirectional port. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- Three bits are dedicated to the LIN transceiver.
 No pins are associated with this function. Only RB4 is available on a pin. The corresponding data direction register is TRISB. The TRISB bits must be set as '001x 0000'.
- The PORTB Data Latch register (LATB) is also memory-mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 5-1: INITIALIZING PORTB

```
banksel PORTB
             ; set LINCS and LINTX
MOVLW 0C0h
             ; high
MOVWF PORTB ; Initialize PORTB by
            ; clearing output
             ; data latches
banksel LATB
CLRF LATB
             ; Alternate method
              ; to clear output
              ; data latches
banksel TRISB
MOVLW 030h
            ; Value used to
             ; initialize data
              ; direction
MOVWF TRISB ; Set RB<7:6> as outputs
              ; and RB<5:4> as inputs
```

Note: On a Power-on Reset, RB<5:4> are configured as analog inputs by default and read as '0'.

5.2.1 ANSELB REGISTER

The ANSELB register (Register 5-6) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing READ-MODIFY-WRITE instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

REGISTER 5-3: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0
LINTX	LINCS	LINRX	RB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 LINTX: Dedicated the LIN Transceiver Transmit Function
bit 6 LINCS: Dedicated the LIN Transceiver Chip Select Function
bit 5 LINRX: Dedicated the LIN Transceiver Receive Function

bit 4 RB4: Port I/O pin bit

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 5-4: TRISB: PORTB TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 TRISB7: Must be set to '0', Dedicated the LIN Transceiver Transmit Function
bit 6 TRISB6: Must be set to '0', Dedicated the LIN Transceiver Chip Select Function
bit 5 TRISB5: Must be set to '1', Dedicated the LIN Transceiver Receive Function

bit 4 TRISB4: PORTB4 Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 5-5: LATB: PORTB DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0
LATB7	LATB6	LATB5	LATB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 LATB<7:5>: Dedicated the LIN Transceiver Transmit Function⁽¹⁾

bit 4 LATB4: RB4 Port I/O Output Latch Register bit⁽¹⁾

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Writes to PORTB are actually written to the corresponding LATB register. Reads from the PORTB register

actually return the I/O pin values.

REGISTER 5-6: ANSELB: PORTB ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 ANSB<7:5>: Analog Select between Analog or Digital Function on Pins RB<7:5>

0 = Must be set to '0'. Digital I/O. Pin is assigned to port or digital special function.

1 = Not used

bit 4 ANSB4: Analog Select between Analog or Digital Function on Pin RB4

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer is disabled.

bit 3-0 **Unimplemented:** Read as '0'

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 5-7: WPUB: WEAK PULL-UP PORTB REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 **WPUB<7:4>**: Weak Pull-up Register bits

1 = Pull-up enabled0 = Pull-up disabled

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 5-8: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 INLVLB<7:4>: PORTB Input Level Select bits

For RB<7:4> pins, respectively

1 = ST input used for PORT reads and Interrupt-on-Change

0 = TTL input used for PORT reads and Interrupt-on-Change

bit 3-0 **Unimplemented:** Read as '0'

TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB74	ANSB6	ANSB5	ANSB4	_	_	_	_	42
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	1	_	1	_	43
LATB	LATB7	LATB6	LATB5	LATB4	_	_	_	_	42
PORTB	LINTX	LINCS	LINRX	RB4	1	_	1	_	41
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	1	-	1	_	41
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	1	_	1	_	43

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

5.3 PORTC Registers

PORTC is an 8-bit wide, bidirectional port. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- One bit is dedicated to the LIN transceiver and one bit is not available. No pins are associated with this function. Only RC<5:0> are available on pins. The corresponding data direction register is TRISC. The TRISC bits must be set as '1xxx xxxx'.
- The PORTC Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

Note: On a Power-on Reset, RC<7:6> and RC<3:0> are configured as analog inputs and read as '0'.

EXAMPLE 5-2: INITIALIZING PORTC

banksel PORTC	
CLRF PORTC	; Initialize PORTC by
	; clearing output
	; data latches
banksel LATC	
CLRF LATC	; Alternate method
	; to clear output
	; data latches
banksel TRISC	
MOVLW 0FFh	; Value used to
	; initialize data
	; direction

5.3.1 ANSELC REGISTER

The ANSELC register (Register 5-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing READ-MODIFY-WRITE instructions on the affected port.

Note: The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

5.3.2 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, please refer to Table 1-1 and Table 1-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below (see Table 5-2). These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

TABLE 5-2: PORTC OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RC0	P1D ⁽²⁾
RC1	P1C ⁽²⁾
RC2	P1D ⁽²⁾ P2B ⁽²⁾
RC3	CCP2 ⁽²⁾ P1C ⁽²⁾ P2A ⁽²⁾
RC4	MDOUT SRNQ C2OUT P1B
RC5	CCP1/P1A
RC6 ⁽³⁾	Not available
RC7 ⁽³⁾	PWRGD

Note 1: Priority listed from highest to lowest.

- **2:** Pin function is selectable via the APFCON0 or APFCON1 register.
- RC6 is not available to a pin. RC7 is internally connected to the PWRGD signal from the LIN transceiver.

REGISTER 5-9: PORTC: PORTC REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PWRGD | _ | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **PWRGD**: Power Good Signal from Voltage Regulator

1 = Voltage Regulator is stable and within operating limits

0 = Voltage Regulator is not stable

bit 6 No Function

bit 5-0 RC<5:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

REGISTER 5-10: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7 | _ | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 TRISC7: PORTC Tri-State Control bit

1 = PORTC pin configured as PWRGD input (tri-stated)

0 = Do not use to avoid internal contention

bit 6 Don't Care

bit 5-0 TRISC<5:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 5-11: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PWRGD | _ | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown

'1' = Bit is set '0' = Bit is cleared

bit 7 PWRGD: Configured as an Input Value; Don't Care

bit 6

LATC<7:0>: PORTC Output Latch Value bits(1) bit 5-0

Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is

return of actual I/O pin values.

REGISTER 5-12: ANSELC: PORTC ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ANSC7: Analog Select between Analog or Digital Function on Pin RC7

0 = Set for PWRGD input

1 = Do not use

bit 6-4 Unimplemented: Read as '0'

bit 3-0 ANSC<3:0>: Analog Select between Analog or Digital Function on Pins RC<3:0>

0 = Digital I/O. Pin is assigned to port or digital special function.
 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 5-13: WPUC: WEAK PULL-UP PORTC REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits^(1, 2)

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 5-14: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0
INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 INLVLC<7:0>: PORTC Input Level Select bits

For RC<7:0> pins:

1 = ST input used for port reads and Interrupt-on-change

0 = TTL input used for port reads and Interrupt-on-change

TABLE 5-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	46
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
LATC	PWRGD	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	46
PORTC	PWRGD	_	RC5	RC4	RC3	RC2	RC1	RC0	45
TRISC	TRISC7	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	47

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

6.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the differences shown in Figure 6-1.

FIGURE 6-1: ADC BLOCK DIAGRAM



6.1 ADC Register Definitions

The following registers are used to control the operation of the ADC.

Register Definitions: ADC Control

REGISTER 6-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 **Unimplemented:** Read as '0'

bit 6-2 CHS<4:0>: Analog Channel Select bits

00000 **= AN0**

00001 **= AN1**

00010 **= AN2**

00011 **= AN3**

00100 **= AN4**

00101 **= AN5**

00110 = AN6

00111 **= AN7**

01000 = Reserved

01001 = Reserved

01010 = AN10

01011 = Reserved

01100 = Reserved. No channel connected.

•

.

11100 = Reserved. No channel connected.

11101 = Temperature Indicator(3)

11110 = DAC output⁽¹⁾

11111 = FVR (Fixed Voltage Reference) Buffer 1 Output⁽²⁾

bit 1 **GO/DONE:** A/D Conversion Status bit

1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.

0 = A/D conversion completed/not in progress

bit 0 **ADON:** ADC Enable bit 1 = ADC is enabled

0 = ADC is disabled and consumes no operating current

Note 1: See Section 17.0 "Digital-to-Analog Converter (DAC) Module" of the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for more information.

- 2: See Section 14.0 "Fixed Voltage Reference (FVR)" of the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for more information.
- **3:** See **Section 15.0 "Temperature Indicator Module"** of the "*PIC16(L)F1825/1829 Data Sheet"* (DS41440) for more information.

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ADCON0	_			CHS<4:0>			GO/DONE	49		
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	_	
ADRESH	A/D Result Re	egister High			•	•	•			
ADRESL	A/D Result Re	egister Low					_			
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	_	
ANSELB ⁽¹⁾	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	42	
ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	46	
CCP4CON	P4M1	P4M0	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	_	
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_	
INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	43	
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_	
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_	
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	41	
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45	
FVRCON	FVREN	FVRRDY	TSEN	TSRNG CDAFVR<1:0>				R<1:0>	_	
DACCON0	DACEN	DACLPS	DACOE	— DACPSS<1:0>			_	DACNSS	_	
DACCON1	_	_	_		•	DACR<4:0>	•	•	_	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: TRISC6 is not used as the signal does not come out to a pin. TRISC7 must be set to '1'. TRISB bits should be set as described in Register 5-4.

7.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

7.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is not to be used as its operation conflicts with LIN pin functions.

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH MSSP OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	_
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	42
ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	46
APFCON0	RXDTSEL		_	_	T1GSEL	TXCKSEL	_	_	38
APFCON1	_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	39
INLVLA	-	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
SSP1BUF				Don'	t care				_
SSP1CON1	0	0	0	0	0	0	0	0	_
SSP1CON3	0	0	0	0	0	0	0	0	_
SSP1STAT	0	0	0	0	0	0	0	0	_
TRISA		_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

8.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- The 9-bit character length and Address detection should not be used.
- Programmable clock and data polarity should not be used.

8.1 Asynchronous Transmission Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3, EUSART Baud Rate Generator (BRG) in the "PIC16(L)F1825/1829 Data Sheet" (DS41440)).
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- TX9 control bit should always be '0' for LIN transmission.
- 4. Set the SCKP bit if inverted transmit is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately, provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL		_	38
BAUDCON	ABDOVF	RCIDL	1	SCKP	BRG16	1	WUE	ABDEN	56
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	-	1		_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	-
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	-
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
SPBRGL				BRG	<7:0>				52*
SPBRGH				BRG<	:15:8>				52*
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Transmission.

^{*} Page provides register information.

8.2 Asynchronous Reception Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3, EUSART Baud Rate Generator (BRG) in the "PIC16(L)F1825/1829 Data Sheet" (DS41440)).
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit.
 The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.

- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL	_	_	38
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	56
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	ı	_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
RCREG			EUS	SART Receiv	∕e Data Reg	ister			53*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
SPBRGL				BRG∙	<7:0>				52, 53*
SPBRGH				BRG<	:15:8>				52, 53*
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_		1	_	41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

Page provides register information.

REGISTER 8-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 5 **TXEN:** Transmit Enable bit

1 = Transmit enabled0 = Transmit disabled

bit 4 **SYNC:** Must be '0'

bit 3 SENDB: Send BREAK Character bit

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

bit 2 BRGH: High Baud Rate Select bit

1 = High speed
0 = Low speed

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** Must be '0'

REGISTER 8-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** Must be '0' bit 5 **SREN:** Don't Care

bit 3

bit 4 CREN: Continuous Receive Enable bit

1 = Enables receiver0 = Disables receiverADDEN: Must be '0'

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 **RX9D:** Must be '0'

REGISTER 8-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ABDOVF: Auto-Baud Detect Overflow bit

Asynchronous mode:

1 = Auto-baud timer overflowed0 = Auto-baud timer did not overflow

Synchronous mode:

Don't care

bit 6 RCIDL: Receive Idle Flag bit

<u>Asynchronous mode</u>: 1 = Receiver is Idle

0 = Start bit has been received and the receiver is receiving

Synchronous mode:

Don't care

bit 5 **Unimplemented:** Read as '0'

bit 4 SCKP: Must be '0'

bit 3 BRG16: 16-bit Baud Rate Generator bit

1 = 16-bit Baud Rate Generator is used0 = 8-bit Baud Rate Generator is used

bit 2 **Unimplemented:** Read as '0' bit 1 **WUE:** Wake-up Enable bit

1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set.

0 = Receiver is operating normally

bit 0 ABDEN: Auto-Baud Detect Enable bit

1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete)

0 = Auto-Baud Detect mode is disabled

9.0 CONSIDERATION OF SPLIT POWER SUPPLIES AND DURING DEBUG

When the microcontroller is powered by a source other than the LIN Voltage Regulator, the following should be observed. This also applies when debugging and power the microcontroller from the emulator.


Leaving RB7/TX or RB6/LINCS outputs in a high state ('1') will source current into the internal voltage regulator and prevent the RESET circuit from detecting a Power-on-event. Always drive RB7/TX low when putting the transceiver into Power-Down mode by controlling RB6/CS = 0.

If the microcontroller is supplied by the debugging tool, be aware that the VBAT must be applied to the VBAT pin for the transceiver to operate.

10.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings ^(†)	
Ambient temperature under bias	46°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	, ₇ 0.3V to +6.5V
Voltage on MCLR with respect to Vss	, 0.3 V to +9.0 V
Voltage on all other logic level pins with respect to Vss	3V to (VDD + 0.3V)
Total power dissipation (Note 5)	800 mW
Maximum current out of Vss pin, -40°C ≤ Ta ≤ +125°C for extended	35 mA
Maximum current into VDD pin, -40°C ≤ TA ≤ +125°C for extended	30 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load t < 60s)	0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1	
VBB Battery Voltage, transient ISO 7637 Test 2a	+150V
VBB Battery Voltage, transient ISO 7637 Test 3a	300V
VBB Battery Voltage, transient ISO 7637 Test 3b	
VBB Battery Voltage, continuous	0.3 to +30V
VLBUS Bus Voltage, continuous	
VLBUS Bus Voltage, transient (Note 1)	27 to +43V
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBB (IEC 61000-4-2, 330 Ohm, 150 pF) (Note 3)	Minimum ±9 kV
ESD protection on LIN, VBB (Charge Device Model) (Mote 2)	±1500V
ESD protection on LIN, VBB (Human Body Model 1 kOhm, 100 pF) (Note 4)	
ESD protection on LIN, VBB (Machine Model) (Note 2)	±800V
ESD protection on all other pins (Human Body Model) (Note 2)	
Maximum Junction Temperature	150°C
Storage Temperature	55 to +150°C
Note 1: ISO 7637/1 load dump compliant (t < 500 ms).	
2: According to JESD22-A114-B.	
3: According to IBEE, without bus filter.	
4: Limited by Test Equipment.	
5: Power dissipation is calculated as follows: RDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-$ VOH) x IOH} + Σ (VOI x IOL).	

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.



Note 1: The shaded region indicates the permissible combinations of voltage and frequency of the microcontroller only. When powered by the internal voltage regulator, the microcontroller is operated only in the 4.5-5.5V range.
 Refer to Table 30-1 in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for each Oscillator mode's supported frequen-

Frequency (MHz)



Preliminary © 2012 Microchip Technology Inc. DS41673A-page 59

10.1 DC Characteristics: PIC16F1829LIN-E (Extended)

PIC16F1	1829LIN	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
		Supply Voltage						
D001	VDD	PIC16F1829LIN	2.3	_	5.5	٧	Fosc ≤ 32 MHz (Note 1)	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: PLL required for 32 MHz operation.

10.2 DC Characteristics: PIC16F1829LIN-E (Extended)

PIC16F18	29LIN			Standard Operating				ess otherwise stated) < +125°C for extended
Param.	Symbol	Device	Min.	Typ†	Max.	Units	7/	Conditions
No.	- ,	Characteristics		-761	\wedge		VDD	Note
		Current for Transceive	r and Vo	Itage Reg	ulator ⁽¹⁾			
TBD	IBBQ	VBB Quiescent Operating Current	-	115	210	μA	5.0	IOUT = 0 mA, LBUS recessive
TBD	Іввто	VBB Transmitter-off Current	_ <	90	190	μΑ	5.0	With V _{REG} on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH
TBD	IBBPD	VBB Power-down Current		16	26	μА	5.0	With VREG powered-off, receiver on and transmitter off, FAULT/TXE = VIH, TXD = VIH, CS = VIL)
TBD	IBBNO-GND	VBB Current with Vss Floating	-1		1	mA	5.0	VBB = 12V, GND to VBB, VLIN = 0-18V
		Supply Current (NDD)(2)	3)	$\overline{}$				
D010			∇	5.5	15	μА	1.8	Fosc = 32 kHz
			\forall	7.8	18	μΑ	3.0	LP Oscillator
D010			> —	20	55	μΑ	1.8	Fosc = 32 kHz
			_	25	60	μΑ	3.0	LP Oscillator
			_	27	65	μА	5.0	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - TBD = To be determined
- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-raif, all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4: 8 MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - **6:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in $k\Omega$..

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F18	PIC16F1829LIN				Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C for extended				
Param.	Symbol	Device Characteristics	Min.	Typ†	Max.	Units	V	Conditions	
							VDD	Note	
		Supply Current (IDD)(2,	3)				//		
D011			-	83	140	μΑ	₹.8 <	Føsc = 1 MHz	
			-	130	230	μΑ	3.0	XT Oscillator	
D011			_	105	160	μА	1.8	Fosc = 1 MHz	
			_	160	250	ĮιA	3.0	XT Oscillator	
			_	230	320	μ λ	3.0	7	
D012			_	220	310	μΑ	1.8	Fosc = 4 MHz	
			_	378	54Q	μА	3.0	XT Oscillator	
D012			_	240	300	μA	√1.8	Fosc = 4 MHz	
			_	400<	500	μА	3.0	XT Oscillator	
			_	580	760	μA	5.0		
D013				46	160	γА	1.8	Fosc = 1 MHz	
			7,	90	230	μА	3.0	EC Oscillator Medium-Power mode	
D013		_	_/	70	180	μА	1.8	Fosc = 1 MHz	
			/	120	240	μА	3.0	EC Oscillator Medium-Power mode	
			F	190	320	μА	5.0	iviedium-i owei mode	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TBD = To be determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral a current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all NoD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4:/ 8/MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in IR.

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F1829LIN				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
Param.		Device					Conditions		
No.	Symbol	Characteristics	Min.	Typ†	Max.	Units	VDD	Note	
		Supply Current (IDD)(2,	3)						
D014			_	192	250	μА	1.8	Fosc = 4 MHz	
			_	336	430	μА	3.0	EC Oscillator Medium-Power mode	
D014			_	210	275	μА	1.8	Fosc = 4 MHz	
			_	356	450	μА	3.0	EC Oscillator Medium-Power mode	
			_	430	650	μА	5.0	- Wedam Fower mode	
D015			_	6.5	18	μА	1.8	Fosc = 31 kHz	
			_	9.0	20	μА	3.0	LFINTOSC	
D015			_	20	60	μА	1.8	Fosc = 31 kHz	
			_	25	65	μΑ	3.0	LFINTOSC	
			_	27	70	μА	5.0		
D016			_	110	170	μА	1.8	Fosc = 500 kHz	
			_	130	200	μА	3.0	MFINTOSC	
D016			_	125	180	μΑ	1.8	Fosc = 500 kHz	
			_	155	250	μА	3.0	MFINTOSC	
			_	160	280	μΑ	5.0		
D017*			_	0.6	0.85	mA	1.8	Fosc = 8 MHz	
			_	0.9	1.25	mA	3.0	HFINTOSC	
D017*			_	0.6	0.85	mA	1.8	Fosc = 8 MHz	
			_	0.96	1.35	mA	3.0	HFINTOSC	
			_	1.03	1.55	mA	5.0		
D018			_	0.9	1.2	mA	1.8	Fosc = 16 MHz	
			_	1.4	1.95	mA	3.0	HFINTOSC	
D018			_	0.92	1.2	mA	1.8	Fosc = 16 MHz	
				1.49	1.9	mA	3.0	HFINTOSC	
			_	1.58	2.4	mA	5.0		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TBD = To be determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4: 8 MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - **6:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ..

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F1829LIN				Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C for extended					
Param.		Device	Min	 .	Mari	1114	Conditions		
No.	Symbol	Characteristics	Min.	Typ†	Max.	Units	VDD	Note	
		Supply Current (IDD)(2,	3)						
D019			_	2.8	3.6	mA	3.0	Fosc = 32 MHz	
			_	3.4	3.9	mA	3.6	HFINTOSC (Note 4)	
D019			_	2.8	4.0	mA	3.0	Fosc = 32 MHz	
			_	3.0	4.5	mA	5.0	HFINTOSC (Note 4)	
D020			_	2.7	3.6	mA	3.0	Fosc = 32 MHz	
			_	3.2	4.2	mA	3.6	HS Oscillator (Note 5)	
D020			_	2.7	4.0	mA	3.0	Fosc = 32 MHz	
			_	3.2	4.3	mA	5.0	HS Oscillator (Note 5)	
D021			_	222	350	μА	1.8	Fosc = 4 MHz	
			_	400	690	μА	3.0	EXTRC (Note 6)	
D021			_	240	500	μА	1.8	Fosc = 4 MHz	
			_	416	800	μΑ	3.0	EXTRC (Note 6)	
			_	497	900	μА	5.0		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TBD = To be determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit.


Maximum values should be used when calculating total current consumption.

- 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 4: 8 MHz internal RC oscillator with 4x PLL enabled.
- 5: 8 MHz crystal oscillator with 4x PLL enabled.
- 6: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ..


11.0 PACKAGING INFORMATION

11.1 Package Marking Information

20-Lead SSOP (5.30 mm)







Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

te: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


* Standard PIC[®] device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

11.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	on Limits	MIN	NOM	MAX	
Number of Pins	N	20			
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	_	_	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	_	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

Note:

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch			0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (12/2012)

Initial release.

INDEX

Associated Registers	A		INLVLB Register	40
ADC. 45 Associated Registers 47 Block Diagram 45 ADCONN Register 25, 46 ADCONN Register 25 Alternate Pin Function 35 Analog Feature 31 Analog-to-Digital Converter. See ADC Ansested Register 33 ANSELB Register 35 APFCONN Register 35 APFCONN Register 36 APFCONN Regist	Absolute Maximum Ratings	55	INLVLC Register	44
Associated Registers			Internet Address	67
Block Diagram.				
ADCON Register 25 46 ADCON Register 25 ADRESH Register 25 ADRESH Register 25 ARRESH Register 26 ANSELD Register 33 ARSELC Register 33 APFCON Register 35 APFCON Register 36 Asynchronous Reception Setup. 50 Asynchronous Reception Setup. 50 Asynchronous Reception Setup. 50 BAUDCON Register 57 ADC 57 BAUDCON Register 57 CC CPTIC Register 29 30 CCPRI Register 20 30 CCPRI Register 29 30 CCPRI Register 20 30 CCPRI Register 30 30 CCPR	<u> </u>		L	
ADCON1 Register 25 Alternate Pin Function 36 Alternate Pin Function 36 Analog Features 31 Analog-to-Digital Converter See ADC ANSELR Register 43 ANSELR Register 43 ANSELR Register 43 ASPECONN Register 35 APPCONN Register 35 APPCONN Register 36 ASPYCHONOUS Reception Setup 50 Asynchronous Transmission Setup 49 B BAUDCON Register 53 BIOAC Diagrams 45 ADC 71 CC 85 CC 86 CCP1CON Register 29 ADC 86 ADC 97 CC 87			LATA Register	43
ADRESH Register			LATB Register	39
Alternate Pin Function. 35 Analoa Feathers. 1 Analoa Feathers. 1 Analoa Feathers. 1 Analoa Feathers. 1 Analoa Feathers. 31 Analoa Feathers. 33 ANSEL Register. 35 APFCON Register. 36 Approximate Receiver Feathers. 31 Approximate Receiver Feathers. 32 Approximate Receiver Feathers. 31 Analoa Feathers. 32 Approximate Receiver Feathers. 32 Approximate Receiver Feathers. 33 Approximate Receiver Feathers. 34 Analoa Feathers. 34 Analoa Feathers. 36 Analoa Feathers. 36 Analoa Feathers. 36 Approximate Receiver Feathers. 34 Analoa Feathers. 36 Analoa Feathers. 36 Approximate Receiver Feathers. 34 Analoa Feathers. 36 Analoa Feathers. 36 Approximate Receiver Feathers. 34 Analoa Feathers. 36 Analoa Feathers. 37 Analoa Feathers. 3			•	
Analog Features			M	
Analog-to-Digital Converter. See ADC ANSELB Register			Master SSPx (MSSPx) Module Overview	48
Analogic-Digital converter. See ADC ANSELB Register	•	1	Master Synchronous Serial Port. See MSSPx	
ANSELC Register 43 APFCON Register 35 APFCON Register 36 ASPACTOROUS Reception Setup 50 Asynchronous Reception Setup 50 B BAUDCON Register 53 BAUDCON Register 53 BAUDCON Register 53 BAUDCON Register 53 BAUDCON Register 54 APC 71 C C CCP11 Register 29, 30 CCPR1 Register 29, 30 CCPR Register 20, 30				18
ARSELC Register				
APFCON Register 35 ASPCHOYNOR Recipitor 36 ASYnchronous Reception Setup. 50 ASYnchronous Reception Setup. 49 B BAUDCON Register 53 Block Diagrams 45 PCLATH Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 PCON Register 24, 25, 26, 27, 28, 29, 30, 31	•		•	
Asynchronous Reception Setup. 50 Packaging 50 62 B B Packaging Information 62 BAUDCON Register 53 Packaging Information 61 BAUDCON Register 53 Pich Larth Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ADC 45 Pich Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 23, 30 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2, 25, 25, 27, 28, 29, 30, 31, 32, 33, 34 Pich Larth Register 2,				
Asynchronous Transmission Setup. 49 B BAUDCON Register. 53 Block Diagrams ADC. 45 PIC16F1829LIN. 7, 17 PIE1 Register. 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 PCLATH Register. 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 PCLATH Register. 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 PCLATH Register. 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 PCLATH Register. 25 PIE1 Register. 25 PIE2 Register. 25 PIE2 Register. 25 PIE3 Register. 24 PIE3 Register. 25 PIE3 Register. 24 PIE3 Register. 25 PIE3 Register. 24 PIE3 Register. 25 PIE3 Register. 24 PIE3 Register. 25 PIE3 Register. 25 PIE3 Register. 24 PIE3 Register. 25 PIE3 Register. 24 PIE3 Reg	APFCON1 Register	36	P	
Asynchronous Transmission Setup. 49 B BAUDCON Register. 53 Block Diagrams ADC. 45 PIC16F1829LIN 7, 17 PIC16F1829LIN 8, 19 PI	Asynchronous Reception Setup	50	Packaging	
BAUDCON Register	Asynchronous Transmission Setup	49		62
PCL Register	· ·			
BAUDLON Register 53	В			
Block Diagrams	BAUDCON Register	53		
ADC PIC16F1829LIN				
PIC16F1829LIN	-	45	· · · · · · · · · · · · · · · · · · ·	
C File Register 25 CCP1CON Register 29, 30 PIEZ Register 25 CCPR11 Register 29, 30 PIEZ Register 25 CCPR11 Register 29, 30 PIEZ Register 25 COPR11 Register 29, 30 PIEZ Register 25 CORD Examples 10 PIEZ Register 25 Initializing PORTE 41 PIR1 Register 24 Cross-Referenced Material 1 PIR2 Register 24 Customer Change Notification Service 67 PORTA 24 Customer Support 67 PORTA 24 Customer Support 67 PORTA 24 Douted Overview 6 PORTA 24 Extended 57 ASSOciated Register 37 Electrical Specifications 55 PORTB Register 24 Electrical Specifications 55 PORTB Register 24 Electrical Specifications 55 PORTB Register 37 Electrical Specifications <				
CCP1CON Register 29, 30 PIE3 Register 25 CCPR1L Register 29, 30 PIE4 Register 25 CCPR1L Register 29, 30 PIE4 Register 25 CODE Examples 9 PIC16F1829LIN 8 Initializing PORTE 41 PIR3 Register 24 Cross-Referenced Material 1 PIR3 Register 24 Customer Change Notification Service 67 PIR3 Register 24 Customer Support 67 PORTA LATA Register 26 Customer Support 67 LATA Register 26 DC Characteristics Extended 57 ASSOciated Register 37 Extended 57 ASSOciated Register 36 Device Overview 6 LATB Register 26 PORTB Register 24 Fenhanced Universal Synchronous Asynchronous ASSOCiated Register 37 Receiver Transmitter (EUSART) 49 PORTE Register 41 ASSOCiated Registers 49 PORTC Register 42		······ , ···		
Pict Corner Cor	C			
CCPR1H Register	CCP1CON Register	29 30		
CCPR1L Register	S .		•	25
SPICE Code Examples FILC FILC Code				
Initializing PORTE	<u> </u>	29, 30	PIC16F1829LIN	8
Initializing PORTC		27	PIR1 Register	24
Cross-Referenced Material 1 PIRS Register 24 Customer Change Notification Service 67 PORTA 2 Customer Support 67 PORTA LATA Register 26 Customer Support 67 PORTA Register 26 DC Characteristics Extended 57 ASSOciated Registers 40 Evice Overview 6 LATB Register 26 Povice Overview 6 LATB Register 37 Associated Registers 40 LATB Register 36 LATB Register 26 PORTB Register 26 PORTB Register 26 PORTB Register 36 LATB Register 36 PORTB Register 36 PORTB Register 37 ASSOCIATE Register 37 PORTB Register 37 ANSELC Register 37 PORTC Register 44 ASSOCIATE Register 44 EUSART 49 LATC Register 44 ASSOCIATE Register 24 PORTC Register 44	_		PIR2 Register	24
Customer Change Notification Service 67 PORTA 24 Customer Notification Service 67 PORTA 24 Customer Support 67 LATA Register 26 DC Characteristics PORTB 37 Extended 57 LATB Register 37 Device Overview 6 Associated Registers 40 Electrical Specifications 55 PORTB Register 26 Electrical Specifications 55 PORTB Register 38 PORTD 49 PORTC 49 Associated Register 41 Ernata 5 PORTC 49 Associated Register 41 Associated Register 42 EUSART 49 PORTC Register 42 PORTC Regi			PIR3 Register	24
PORTA			PIR4 Register	24
Customer Support 67 LATA Register 26 DO PORTA Register 24 D PORTB PORTB DC Characteristics ANSELB Register 37 Extended 57 Associated Registers 40 Device Overview 6 PORTB Register 26 E PORTB Register 28 Electrical Specifications 55 PORTB Register 38 Electrical Specifications 55 PORTB Register 38 Enhanced Mid-range CPU 17 PORTC Enhanced Universal Synchronous Asynchronous ANSELC Register 41 Receiver Transmitter (EUSART) 49 Associated Register 41 Asynchronous Mode Associated Register 44 Asynchronous Mode Associated Register 42 PORTC Register 24 PORTC Register 24 <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
PORTA Register			LATA Register	26
DO PORTB DC Characteristics ANSELB Register 37 Extended 57 LATB Register 26 Device Overview 6 PORTB Register 26 E PORTB Register 38 Electrical Specifications 55 PORTB Register 38 PORTB Register 38 PORTB Register 38 PORTC Register 41 Associated Register 41 Associated Register 41 Associated Register 41 Associated Register 49 PORTC Register 24 PORTC Register 41 PORTC Register 42 PORTC Register 42 PORTC Register 32 Flexible Oscillator Structure 1 Register 32 </td <td>Customer Support</td> <td>67</td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td>	Customer Support	67	· · · · · · · · · · · · · · · · · · ·	
DC Characteristics ANSELB Register 37 Extended 57 LATB Register 26 Device Overview 6 LATB Register 26 E PORTB Register 24 E PORTB Register 38 Electrical Specifications 55 PORTB Register 37 Enhanced Mid-range CPU 17 PORTC Enhanced Universal Synchronous Asynchronous ANSELC Register 41 Receiver Transmitter (EUSART) 49 ASSOciated Register 44 Errata 5 LATC Register 26 EUSART 49 PORTC Functions and Output Priorities 41 Associated Registers 24 PORTC Register 24 Associated Registers 24 PORTC Register 24 Receive 50 PORTC Register 24 Receive 50 PORTC Register 24 Register 24 PRA Register 32 Flexible Oscillator Structure 1 Register 27 Flexible Oscillator Structure 1 Register 27	n		•	
Associated Registers				37
LATB Register				
PORTB Register			<u> </u>	
E PORTB Register 38 Electrical Specifications 55 PORTB Registers 37 Enhanced Mid-range CPU 17 PORTC 17 Enhanced Universal Synchronous Asynchronous Asynchronous Asynchronous 41 ANSELC Register 41 Receiver Transmitter (EUSART) 49 Associated Registers 26 44 EUSART 49 PORTC Register 26 Asynchronous Mode PORTC Register 24 Associated Registers 41 PORTC Register 24 Receive 50 PORTC Register 42 PORTC Register 24 42 PORTC Register 24 42 PORTC Register 24 24 PORTC Register 24 24 PORTC Register 24 24 PR2 Register 32 24 PR6 Register 32 26 Register 32 27 PR6 Register 27 27 RCSTA Register 27 27 Registers 28 Registers	Device Overview	6		
Electrical Specifications	E		•	
PORTC ANSELC Register 41				
ANSELC Register	•		•	31
Receiver Transmitter (EUSART) 49 Associated Registers 44 Errata 5 LATC Register 26 EUSART 49 PORTC Functions and Output Priorities 41 Asynchronous Mode PORTC Register 24 Associated Registers 24 Receive 50 PORTC Register 41 PORTC Registers 41 PR2 Register 24 PR4 Register 32 PR5 Register 32 PR6 Register 32 PR6 Register 32 PR6 Register 27 RCREG Register 27 RCSTA Register 27 Reader Response 68 Registers 40 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43		17		44
Errata 5 LATC Register 26 EUSART 49 PORTC Functions and Output Priorities 41 Asynchronous Mode PORTC Register 24 Associated Registers PORTC Register 42 PORTC Register 42 PORTC Register 42 PORTC Register 24 PR2 Register 24 PR4 Register 32 PR6 Register 32 PR6 Register 32 PR6 Register 32 PR6 Register 27 RCSTA Register 27 Reader Response 68 Registers ADCONO (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43	Enhanced Universal Synchronous Asynchronous			
EUSART 49 PORTC Functions and Output Priorities 41 Asynchronous Mode Associated Registers 24 Acceive 50 PORTC Register 42 PR2 Register 24 PR4 Register 32 PR6 Register 32 RCREG Register 27 RCSTA Register 27 Reader Response 68 Registers ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 ANSELC (PORTC Analog Select) 43	Receiver Transmitter (EUSART)	49		
Asynchronous Mode	Errata	5		
Associated Registers	EUSART	49		
Receive	Asynchronous Mode			
Receive 50 PORTC Registers 41 Transmit 49 PR2 Register 24 PR4 Register 32 PR6 Register 32 PR6 Register 32 PR6 Register 32 R RCREG Register 27 RCSTA Register 27 52 Reader Response 68 Registers 68 Registers ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43	·		PORTC Register	42
F PR4 Register 32 Flexible Oscillator Structure 1 R FSR Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 R H RCREG Register 27 Hardware 11 Reader Response 68 High-Performance RISC CPU 1 Registers I ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 ANSELC (PORTC Analog Select) 43	-	50	PORTC Registers	41
F PR4 Register 32 PR6 Register 32 PR6 Register 32 PR6 Register 32 R RCREG Register 27 RCSTA Register 27, 52 Hardware 11 Reader Response 68 High-Performance RISC CPU 1 Registers ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43			PR2 Register	24
R R R R R R R R R R			PR4 Register	32
FSR Register24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 RCREG Register	F		PR6 Register	32
FSR Register24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 RCREG Register	Flexible Oscillator Structure	1	- D	
H RCREG Register 27 RCSTA Register 27, 52 Hardware 11 Reader Response 68 High-Performance RISC CPU 1 Registers ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43			R	
H RCSTA Register 27, 52 Hardware 11 Reader Response 68 High-Performance RISC CPU 1 Registers I ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43	. 5	_, 00, 04	RCREG Register	27
Hardware 11 Reader Response 68 High-Performance RISC CPU 1 Registers ADCON0 (ADC Control 0) 46 ANSELB (PORTB Analog Select) 39 I/O Ports 35 ANSELC (PORTC Analog Select) 43	Н		-	
High-Performance RISC CPU	Hardware	11	<u> </u>	
ADCON0 (ADC Control 0)				
I/O Ports ANSELB (PORTB Analog Select) 39 ANSELD (PORTC Analog Select) 43	riigii / citoriilanoc Nioc Of C	1		46
I/O Ports	1		, ,	
	I/O Porte	35		

APFCON1 (Alternate Pin Function Control 1)	
BAUDCON (Baud Rate Control)	
INLVLB (Input Level Control PORTB)	
INLVLC (Input Level Control PORTC)	
LATB (Data Latch PORTB)LATC (Data Latch PORTC)	
PORTB	
PORTC	
RCSTA (Receive Status and Control)	
Special Function, Summary	
TRISB (Tri-State PORTB)	
TRISC (Tri-State PORTC)	42
TXSTA (Transmit Status and Control)	
WPUB (Weak Pull-up PORTB)	
WPUC (Weak Pull-up PORTC)	
Revision History	
Routing CCP4 to a Pin	15
S	
Software	12
SPBRG Register	
Special Function Registers (SFRs)	
Special Microcontroller Features	
SPI Mode (MSSPx)	
Associated Registers	48
SSP1ADD Register	
SSP1BUF Register	
SSP1CON Register	
SSP1CON2 Register	
SSP1CON3 Register	28
SSP1MSK Register	28
SSP1STAT Register	28
SSP2ADD Register	
SSP2BUF Register	
SSP2CON Register	
SSP2CON2 Register	
SSP2CON3 Register	
SSP2MSK Register	
SSP2STAT Register	28
Т	
T1CON Register	24
T2CON Register	
T4CON Register	
T6CON Register	
TMR0 Register	24
TMR1H Register	
TMR1L Register	
TMR2 Register	24
TMR4 Register	
TMR6 Register	
TRISA Register	
TRISB Register	
TRISC Register	
TXREG Register	
TXSTA Register	27, 51
U	
Using the PIC16F1829LIN in LIN Bus Applications	11
W	
WPUB Register	40
WPUC Register	
WWW Address	
WWW, On-Line Support	5

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
From	· · Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: (FAX: (
Appli	cation (optional):	
Woul	d you like a reply?YN	
Devic	e: PIC16F1829LIN	Literature Number: DS41673A
Ques	tions:	
1. V	/hat are the best features of this document?	
_		
2. H	ow does this document meet your hardware and soft	ware development needs?
_		
3. D	o you find the organization of this document easy to f	follow? If not, why?
_		
4. V	/hat additions to the document do you think would en	hance the structure and subject?
_		
5. V	hat deletions from the document could be made with	out affecting the overall usefulness?
_		
6. Is	s there any incorrect or misleading information (what a	and where)?
_		
7. ⊢	low would you improve this document?	
_		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	[X] ⁽¹⁾ - X /XX XXX Tape and Reel Temperature Package Pattern Option Range	Examples: a) PIC16F1829LIN - E/SS Extended temperature, SSOP package
Device:	PIC16F1829LIN	
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	
Temperature Range:	E = -40 °C to $+125$ °C (Extended)	
Package: ⁽²⁾	SS = SSOP	
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
		2: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620768204

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Tel: 678-957-9614 Fax: 678-957-1455 **Boston**

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH

Tel: 216-447-0464 Fax: 216-447-0643 **Dallas**

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

DetroitFarmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - WelsTel: 43-7242-2244-39
Fax: 43-7242-2244-393 **Denmark - Copenhagen**

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - MadridTel: 34-91-708-08-90
Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12