

Voltage Glitching Intel Microcode



Federico Cerutti / ceres-c


Università degli Studi di Brescia

Previously: VU Amsterdam

TL;DR


- **What:** Glitch Intel microcode
- **How:** Voltage glitching
- **Why:** Attack microcode update
- Did it **work?** *Kinda no?*

CPU 101



Custom Processing Unit: Tracing and Patching Intel Atom Microcode – Pietro Borrello, Martin Schwarzl

Arch → μ Arch instructions



1. Fetch

2. Decode queue

(Instruction fusion)

3. Decode:

a) Simple decoder

1 x86 = 1 μ -op

b) Complex decoder

1 x86 = 3/4 μ -op

c) **Microcode sequencer**


1 x86 = n μ -op

4. Allocation queue

5. ...

We pretend speculative execution does not exist

Microcode Sequencer



- Implements **complex** instructions
- Does **not execute** code directly, however has:
 - ROM
 - RAM
 - Registers
 - Instruction pointer
 - Peripherals
- **Updatable**
 - **Signed** updates

Previously on: Red Unlock

- Intel products have extensive testing & **debugging** features
- Can be activated via:
 - Hardware straps (preproduction only)
 - Efuses (disabled on non-dev)
 - JTAG password
 - Software

Previously on: Red Unlock

Ermolov, Goryachy and Sklyarov

- Intel products have extensive testing & **debugging** features
- Can be activated via:
 - Hardware straps (preproduction only)
 - Efuses (disabled on non-dev)
 - JTAG password
 - **Software**



Introducing: Intel ME exploits on **Goldmont** SoCs



Mark Ermolov
@_markel__

Wow, we (+@h0t_max and @_Dmit) have found two undocumented x86 instructions in Intel CPUs which completely control microarchitectural state (yes, they can modify microcode)

```
ImageHandle,  
SystemTable  
  
us_data;  
  
s();  
, 0xf0f1f2f3f4f5f6f7ull);  
&crbus_data);  
  
00];  
buf, sizeof print_buf, L"SAVED CRBUS VAL  
>OutputString(SystemTable->ConOut, print
```

```
global ASH_PFX(udbug_read)  
ASH_PFX(udbug_read):  
push rax  
  
mov rax, rdx  
db 0x00, 0x00  
mov [rax], al  
mov [rdi], al  
  
bik2  
:Removable BlockDevice - Alias (nul  
PCIRoot(0x0)/PCI(0x15,0x0)/USB(0x0  
Press ESC in 1 seconds to skip startup.nsh, or  
Shell> fso:  
fso:\> udebug_efi  
SAVED CRBUS VAL: F0F1F2F3F4F5F6F7  
fso:\> =
```

12:52 AM · Mar 20, 2021


Previously on: Red Unlock - Goldmont

Ermolov, Goryachy and Sklyarov


1. Exploit ME 11
2. Extract microcode with JTAG
3. Reverse engineer **architecture**
4. Find **architectural** instructions to **read/write** microarchitectural state
5. ???
6. Write **your own microcode!**

CustomProcessingUnit¹


lib-micro²



Custom Microcode




Custom Microcode



Previously on: x86 Voltage Glitching


- Intel and AMD CPUs proven vulnerable to **voltage fault injection**
- **No changes** to the power supply, leverage the PMIC¹
- Two ways:
 - **Software** based: Plundervolt, VoltJockey
 - **Hardware** based: VoltPillager, PMFault
- Glitch **x86** or **secure enclaves**



Previously on: x86 Voltage Glitching

- Intel and AMD CPUs proven vulnerable to **voltage fault injection**
- **No changes** to the power supply, leverage the PMIC¹
- Two ways:
 - **Software** based: Plundervolt, VoltJockey
 - **Hardware** based: VoltPillager, PMFault
- Glitch **x86** or **secure enclaves**

How about **microcode**?



Roadmap

1. Find **hardware**
 - Must be **red unlocked**
 - Possibly simple I/O
2. Build **software** setup
 - x86 convoluted bootstrap
 - Make it **fast**
 - How2microcode?
3. Port **Plundervolt** x86 results
4. Attack custom **microprograms**
5. Attack microcode **update**


Pick (red unlocked) hardware

Gigabyte BRIX BPCE-3350C ¹

- Intel Celeron N3350
- AMI BIOS
- Ermolov et al.

Up Squared ²

- Intel Pentium N4200
- **coreboot**
- **GPIO**
- lib-micro



Software

Issue	Solution
BIOS boot time w/ red unlock > 2min	

Software



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in coreboot

Software



Issue	Solution
BIOS boot time w/ red unlock > 2min coreboot (32-bit) vs. microcode libs (64-bit)	Target code in coreboot

Software



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in coreboot
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro

Software




Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in coreboot
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro
Custom microcode in early boot halts CPU	

Software




Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in coreboot
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro
Custom microcode in early boot halts CPU	Find stable execution point




Up Squared + coreboot is the way to go

Software



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in coreboot
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro
Custom microcode in early boot halts CPU	Find stable execution point

(manually 🤖)




Up Squared + coreboot is the way to go

Inject the glitch

Control the **PMIC**:

- Software
- Hardware

Bonus: find **VCore**




Thanks to Carlo Maragno

Inject the glitch

Control the **PMIC**:

- Software
- **Hardware**

Bonus: find **VCore**




Thanks to Carlo Maragno


Interjection: Glitch characteristics




Interjection: Glitch characteristics



Interjection: Glitch characteristics




Slow PMIC - Workaround



Injecting the glitch


- Raspberry **Pi Pico** FTW
- GPIO @ 3v3 :(
- **Modify** Pi Pico
 - IOVDD @ 1v8
 - USB_VDD @ 3v3
 - Swap SPI flash



Getting them to talk

GPIO? Not really
CPLD proxy


UART will do!



Setup overview

5 components:



- **Target:** *Up Squared* board
- **Glitcher:** Raspberry Pi Pico
- Host PC
- Power supply
- Oscilloscope



Setup

5 components

- **Target:**
- **Glitcher**
- Host PC
- Power supply
- Oscilloscope



Previous research: Plundervolt

- Simple arithmetic operations can't be glitched
ADD/SUB, OR/XOR/AND: **nope**
- **IMUL** can be faulted with:
 - specific **operands**
 - specific operand **order**, e.g.
 - $0x80000 * 0x4$: **Faulty**
 - $0x4 * 0x80000$: **Not faulty**
 - $0x8000\underline{1} * 0x4$: **Not faulty**

x86 assembly: IMUL

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
  imull %ebx, %edx;      # edx = 0x4*0x80000
  movl %eax, %edi;
  imull %ebx, %edi;      # edi = 0x4*0x80000
  cmp %edx, %edi;
  setne %dl;
  addb %dl, %cl;
```

Normal: $ecx = 0$

1. Prepare operands
2. Multiply (twice)
3. Compare
4. Set $dl[7:0]$ if different
5. Add $dl[7:0]$ to $cl[7:0]$

Fault: $ecx > 0$

x86 assembly: IMUL



IMUL **can** be glitched!

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
  imull %ebx, %edx;      # edx = 0x4*0x80000
  movl %eax, %edi;
  imull %ebx, %edi;      # edi = 0x4*0x80000
  cmp %edx, %edi;
  setne %dl;
  addb %dl, %cl;
```

x86 assembly: IMUL



IMUL **can** be glitched:

- Regardless of operand **order**

0x80000 * 0x4: **Faulty**

0x4 * 0x80000: **Faulty**

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
  imull %ebx, %edx;      # edx = 0x4*0x80000
  movl %eax, %edi;
  imull %ebx, %edi;      # edi = 0x4*0x80000
  cmp %edx, %edi;
  setne %dl;
  addb %dl, %cl;
```

x86 assembly: IMUL



IMUL **can** be glitched:

- Regardless of operand **order**

0x80000 * 0x4: **Faulty**

0x4 * 0x80000: **Faulty**

Is it **CMP**?

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
  imull %ebx, %edx;      # edx = 0x4*0x80000
  movl %eax, %edi;
  imull %ebx, %edi;      # edi = 0x4*0x80000
  cmpl %edx, %edi;
  setne %dl;
  addb %dl, %cl;
```

x86 assembly: IMUL



IMUL **can** be glitched:

- Regardless of operand **order**

0x80000 * 0x4: **Faulty**

0x4 * 0x80000: **Faulty**

Is it **CMP**?

- Sometimes

ecx = 0x200000

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
  imull %ebx, %edx;      # edx = 0x4*0x80000
  movl %eax, %edi;
  imull %ebx, %edi;      # edi = 0x4*0x80000
  cmp %edx, %edi;
  setne %dl;
  addb %dl, %cl;
```

x86 assembly: IMUL



IMUL **can** be glitched:

- Regardless of operand **order**

0x80000 * 0x4: **Faulty**

0x4 * 0x80000: **Faulty**

Is it **CMP**?

- Sometimes

ecx = 0x200000 (0x4*0x80000)

Is **ADDB** adding 32 bits?

Register file issues?

```
movl $0x80000, %eax;
movl $0x4, %ebx;
→ movl %eax, %edx;
imull %ebx, %edx;    # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;    # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl,
addd %dl, %cl;
```

x86 assembly: CMP

```
movl $0xAAAAAAAA, %eax;  
movl $0xAAAAAAAA, %ebx;  
→ cmp %eax, %ebx;  
  setne %dl;  
  addb %dl, %cl;
```

Normal: $ecx = 0$


1. Prepare operands
2. Compare
3. Set $dl[7:0]$ if different
4. Add $dl[7:0]$ to $cl[7:0]$

Fault: $ecx > 0$

x86 assembly: CMP



```
movl $0xAAAAAAAA, %eax;  
movl $0xAAAAAAAA, %ebx;  
→ cmp %eax, %ebx;  
  setne %dl;  
  addb %dl, %cl;
```



Yup, CMP can be glitched **75%** of the times

x86 assembly: Register file

```
mov $0x0101, %eax;  
→ movb %al, %b1;  
└─ add %ebx, %ecx;
```

1. Prepare operand
2. Move $al[7:0]$ to $b1[7:0]$
3. Add $ebx[31:0]$ to $ecx[31:0]$

Normal: $ecx = i$


(i iterations)

Fault: $ecx > i$

x86 assembly: Register file



```
mov $0x0101, %eax;  
→ movb %al, %bl;  
└─ add %ebx, %ecx;
```



Probably not register file, but **instructions skip**

Custom microcode: ADDs

Replace RDRAND

```
{  
    ADD_DSZ64_DRI(RCX, RCX, 1),  
    ADD_DSZ64_DRI(RCX, RCX, 1),  
    ADD_DSZ64_DRI(RCX, RCX, 1),  
    NOP_SEQWORD  
}, /* ... */ {  
    ADD_DSZ64_DRI(RCX, RCX, 1),  
    NOP,  
    NOP,  
    END_SEQWORD  
},
```

Normal: $ecx = i * 10$
(i iterations)

Add 1 to ecx, 10 times in a row

Arch fault: $ecx \% 10 = 0$


µarch fault: $ecx \% 10 \neq 0$

Custom microcode: ADDs



Replace RDRAND


```
{  
  ADD_DSZ64_DRI(RCX, RCX, 1),  
  ADD_DSZ64_DRI(RCX, RCX, 1),  
  ADD_DSZ64_DRI(RCX, RCX, 1),  
  NOP_SEQWORD  
}, /* ... */ {  
  ADD_DSZ64_DRI(RCX, RCX, 1),  
  NOP,  
  NOP,  
  END_SEQWORD  
},
```



Both x86 and microcode **instruction skip**


Previously on: Microcode updates

- Documented in previous research
 - Treat it as a **gray box**
 - I **hope** it works like this
- **Secure** (enough) cryptographic primitives



Previously on: Microcode updates

- Documented in previous research
 - Treat it as a **gray box**
 - I **hope** it works like this
- **Secure** (enough) cryptographic primitives



Can we attack these?


Microcode update: RSA modulus

Update is **not constant-time**

T_{exec} vs T_{ref}


1. Change signature
2. Apply update (fail)
3. Measure T_{ref} (fail)
4. Glitch

Normal: $T_{exec} = T_{ref}$




Fault: $T_{exec} > T_{ref}$

Microcode update: RSA modulus



Interesting timings :)



Fail update :(


Microcode update: Signature

Update is **not constant-time**

T_{exec} vs T_{ref}


1. Change update content
2. Apply update (fail)
3. Measure T_{ref} (fail)
4. Glitch

Normal: $T_{exec} = T_{ref}$




Fault: $T_{exec} > T_{ref}$

Microcode update: Signature



Meh timings :(



Fail update :(

Recap

Unsigned microcode update **rejected**

Evidence of:

- x86 **arithmetic faults**
- x86 instruction **skip**
- Register file **weirdness**
- μ -instruction **skip**
- Changed update program **behavior**

Future work:

- Reverse engineer microcode update
 - Why glitch not enough?
- Replace PMIC
- TOCTOU RSA modulus?

Questions, remarks, vituperation?


<https://github.com/ceres-c/VU-Thesis>

 federico@ceres-c.it


 <https://ceres-c.it/>

Backup slides



How to estimate voltages




Signature check glitch fail



Signature check glitch fail




Why Goldmont only



Why microcode update is a lost cause

- We don't have the **RC4 key**
- RC4 vulnerable to **bit flips**
- But each uinstr/seqword has a **CRC**



From lib-micro docs

