# Voltage Glitching Intel Microcode




Federico Cerutti / ceres-c

Università degli Studi di Brescia *Previously*: VU Amsterdam

## TL;DR


- What: Glitch Intel microcode
- How: Voltage glitching
- Why: Attack microcode update
- Did it work? Kinda no?

### **CPU 101**



Custom Processing Unit: Tracing and Patching Intel Atom Microcode – Pietro Borrello, Martin Schwarzl


## Arch → µArch instructions



- 1. Fetch
- 2. Decode queue (Instruction fusion)
- 3. Decode:
  - a) Simple decoder  $1 \times 86 = 1 \mu$ -op
  - b) Complex decoder  $1 \times 86 = 3/4 \mu$ -op
  - c) Microcode sequencer  $1 \times 86 = n \mu$ -op
- 4. Allocation queue
- 5. ...

We pretend speculative execution does not exist

## Microcode Sequencer



- Implements complex instructions
- Does not execute code directly, however has:
  - o ROM
  - RAM
  - Registers
    - Instruction pointer
  - Peripherals
- Updatable
  - Signed updates

## Previously on: Red Unlock

Intel products have extensive testing & debugging features


- Can be activated via:
  - Hardware straps (preproduction only)
  - Efuses (disabled on non-dev)
  - JTAG password
  - Software

## Previously on: Red Unlock

Ermolov, Goryachy and Sklyarov

Intel products have extensive testing & debugging features

- Can be activated via:
  - Hardware straps (preproduction only)
  - Efuses (disabled on non-dev)
  - JTAG password
  - Software



12:52 AM · Mar 20, 2021

Mark Ermolov




Introducing: Intel ME exploits on **Goldmont** SoCs

# Previously on: Red Unlock - Goldmont

Ermolov, Goryachy and Sklyarov


- Exploit ME 11
- 2. Extract microcode with JTAG
- 3. Reverse engineer architecture
- 4. Find architectural instructions to read/write microarchitectural state
- 5. ???
- 6. Write your own microcode!






<sup>2:</sup> https://github.com/zanderdk/lib-micro/

## **Custom Microcode**



### **Custom Microcode**



# Previously on: x86 Voltage Glitching

- Intel and AMD CPUs proven vulnerable to voltage fault injection
- No changes to the power supply, leverage the PMIC<sup>1</sup>
- Two ways:
  - Software based: Plundervolt, VoltJockey
  - Hardware based: VoltPillager, PMFault
- Glitch x86 or secure enclaves







# Previously on: x86 Voltage Glitching

- Intel and AMD CPUs proven vulnerable to voltage fault injection
- No changes to the power supply, leverage the PMIC<sup>1</sup>
- Two ways:
  - Software based: Plundervolt, VoltJockey
  - Hardware based: VoltPillager, PMFault



How about microcode?







## Roadmap

- 1. Find hardware
  - Must be red unlocked
  - Possibly simple I/O
- 2. Build **software** setup
  - o x86 convoluted bootstrap
  - Make it fast
  - O How2microcode?
- 3. Port Plundervolt x86 results
- 4. Attack custom microprograms
- 5. Attack microcode update

## Pick (red unlocked) hardware

#### Gigabyte BRIX BPCE-3350C <sup>1</sup>

- Intel Celeron N3350
- AMI BIOS

Ermolov et al.

#### Up Squared <sup>2</sup>

- Intel Pentium N4200
- coreboot
- GPIO

lib-micro



<sup>1:</sup> https://github.com/ptresearch/IntelTXE-PoC

<sup>2:</sup> https://github.com/zanderdk/lib-micro/

Issue	Solution
BIOS boot time w/ red unlock > 2min	



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>
coreboot (32-bit) vs. microcode libs (64-bit)	




Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro
Custom microcode in early boot halts CPU	




Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>
coreboot (32-bit) vs. microcode libs (64-bit)	Port lib-micro
Custom microcode in early boot halts CPU	Find <b>stable</b> execution point




Up Squared + coreboot is the way to go



Issue	Solution
BIOS boot time w/ red unlock > 2min	Target code in <b>coreboot</b>
coreboot (32-bit) vs. microcode libs (64-bit)	<b>Port</b> lib-micro
Custom microcode in early boot halts CPU	Find <b>stable</b> execution point





Up Squared + coreboot is the way to go

## Inject the glitch

#### Control the PMIC:

- Software
- Hardware

Bonus: find VCore



Thanks to Carlo Maragno

## Inject the glitch

#### Control the PMIC:

- Software
- Hardware

Bonus: find VCore




Thanks to Carlo Maragno


## Interjection: Glitch characteristics




# Interjection: Glitch characteristics



## Interjection: Glitch characteristics





### Slow PMIC - Workaround



# Injecting the glitch

- Raspberry Pi Pico FTW
- GPIO @ 3v3 :(
- Modify Pi Pico
  - IOVDD @ 1v8
  - USB\_VDD @ 3v3
  - Swap SPI flash




# Getting them to talk

**UART** 

 $\mathsf{Target} \to \mathsf{Glitcher}$ 

**GPIO**? Not really CPLD proxy


**UART** will do!



## Setup overview

#### 5 components:

- Target: Up Squared board
- Glitcher: Raspberry Pi Pico
- Host PC
- Power supply
- Oscilloscope



Setup

5 compon


• Target:

Glitcher

Host PC

Power s

Oscillos



#### Previous research: Plundervolt

- Simple arithmetic operations can't be glitched ADD/SUB, OR/XOR/AND: nope
- IMUL can be faulted with:
  - specific **operands**
  - specific operand order, e.g.
    - 0x80000 \* 0x4: **Faulty**
    - 0x4 \* 0x80000: **Not faulty**
    - 0x8000<u>1</u> \* 0x4: Not faulty

```
movl $0x80000, %eax;
movl $0x4, %ebx;
movl %eax, %edx;
imull %ebx, %edx; # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi; # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl;
addb %dl, %cl;
```

Normal: ecx = 0

- 1. Prepare operands
- 2. Multiply (twice)
- 3. Compare
- 4. Set d1[7:0] if different
- 5. Add d1[7:0] to c1[7:0]

Fault: ecx > 0



#### IMUL can be glitched!

```
movl $0x80000, %eax;
movl $0x4, %ebx;

movl %eax, %edx;
imull %ebx, %edx;  # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;  # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl;
addb %dl, %cl;
```



```
movl $0x80000, %eax;
movl $0x4, %ebx;

movl %eax, %edx;
imull %ebx, %edx;  # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;  # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl;
addb %dl, %cl;
```

#### IMUL can be glitched:

Regardless of operand order

0x80000 \* 0x4: Faulty

0x4 \* 0x80000: **Faulty** 



```
movl $0x80000, %eax;
movl $0x4, %ebx;

movl %eax, %edx;
imull %ebx, %edx;  # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;  # edi = 0x4*0x80000

cmp %edx, %edi;
setne %dl;
addb %dl, %cl;
```

#### IMUL can be glitched:

Regardless of operand order

```
0x80000 * 0x4: Faulty
0x4 * 0x80000: Faulty
Is it CMP?
```

#### x86 assembly: IMUL



```
movl $0x80000, %eax;
movl $0x4, %ebx;

movl %eax, %edx;
imull %ebx, %edx;  # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;  # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl;
addb %dl, %cl;
```

#### IMUL can be glitched:

Regardless of operand order

```
0x80000 * 0x4: Faulty 0x4 * 0x80000: Faulty Is it CMP?
```

Sometimes

ecx = 0x200000

#### x86 assembly: IMUL



```
movl $0x80000, %eax;
movl $0x4, %ebx;
movl %eax, %edx;
imull %ebx, %edx;  # edx = 0x4*0x80000
movl %eax, %edi;
imull %ebx, %edi;  # edi = 0x4*0x80000
cmp %edx, %edi;
setne %dl,
addb %dl, %cl;
```

#### IMUL can be glitched:

Regardless of operand order

```
0x80000 * 0x4: Faulty
0x4 * 0x80000: Faulty
Is it CMP?
```

Sometimes

```
ecx = 0x200000 (0x4*0x80000)
Is ADDB adding 32 bits?
Register file issues?
```

## x86 assembly: CMP

Normal: ecx = 0

- 1. Prepare operands
- 2. Compare
- 3. Set d1[7:0] if different
- 4. Add d1[7:0] to c1[7:0]


Fault: ecx > 0

#### x86 assembly: CMP



```
movl $0xAAAAAAAA, %eax;
movl $0xAAAAAAAA, %ebx;

> cmp %eax, %ebx;
setne %dl;
addb %dl, %cl;
```



Yup, CMP can be glitched 75% of the times

#### x86 assembly: Register file

```
mov $0x0101, %eax;

movb %al, %bl;
add %ebx, %ecx;
```

Normal: ecx = i

- 1. Prepare operand
- 2. Move al[7:0] to bl[7:0]
- 3. Add ebx[31:0] to ecx[31:0]

Fault: ecx > i


(*i* iterations)

## x86 assembly: Register file



```
mov $0x0101, %eax;

movb %al, %bl;
add %ebx, %ecx;
```



Probably not register file, but instructions skip

#### Custom microcode: ADDs

Replace RDRAND

```
ADD_DSZ64_DRI(RCX, RCX, 1),
  ADD_DSZ64_DRI(RCX, RCX, 1),
  ADD_DSZ64_DRI(RCX, RCX, 1),
  NOP_SEQWORD
}, /* ... */ {
  ADD_DSZ64_DRI(RCX, RCX, 1),
 NOP,
  NOP,
  END_SEQWORD
},
       Normal: ecx = i*10
                (i iterations)
```

Add 1 to ecx, 10 times in a row


Arch fault: ecx % 10 = 0 $\mu$ arch fault:  $ecx \% 10 \neq 0$ 

#### Custom microcode: ADDs



Replace RDRAND


```
ADD_DSZ64_DRI(RCX, RCX, 1),
  ADD_DSZ64_DRI(RCX, RCX, 1),
  ADD_DSZ64_DRI(RCX, RCX, 1),
  NOP_SEQWORD
}, /* ... */ {
  ADD_DSZ64_DRI(RCX, RCX, 1),
  NOP,
  NOP,
  END_SEQWORD
},
```



Both x86 and microcode instruction skip


### Previously on: Microcode updates

- Documented in previous research
  - Treat it as a gray box
  - o I hope it works like this
- Secure (enough)
   cryptographic primitives



#### Previously on: Microcode updates

- Documented in previous research
  - Treat it as a gray box
  - o I hope it works like this
- Secure (enough)
   cryptographic primitives



Can we attack these?


#### Microcode update: RSA modulus

#### Update is not constant-time

$$T_{\rm exec}$$
 vs  $T_{\rm ref}$ 

- 1. Change signature
- 2. Apply update (fail)
- 3. Measure  $T_{ref}$  (fail)
- 4. Glitch


Normal:  $T_{exec} = T_{ref}$ 




Fault:  $T_{exec} > T_{ref}$ 

#### Microcode update: RSA modulus





**Interesting** timings:)



Fail update :(


## Microcode update: Signature

#### Update is **not constant-time**

$$T_{\rm exec}$$
 vs  $T_{\rm ref}$ 

- 1. Change update content
- 2. Apply update (fail)
- 3. Measure  $T_{ref}$  (fail)
- 4. Glitch


Normal:  $T_{exec} = T_{ref}$ 




Fault:  $T_{exec} > T_{ref}$ 

### Microcode update: Signature





Meh timings :(



Fail update :(

### Recap

#### Unsigned microcode update rejected

#### Evidence of:

- x86 arithmetic faults
- x86 instruction skip
- Register file weirdness
- μ-instruction skip
- Changed update program behavior

#### Future work:

- Reverse engineer microcode update
  - Why glitch not enough?
- Replace PMIC
- TOCTOU RSA modulus?

## Questions, remarks, vituperation?


https://github.com/ceres-c/VU-Thesis




https://ceres-c.it/

# Backup slides


## How to estimate voltages



## Signature check glitch fail




## Signature check glitch fail






## Why Goldmont only



### Why microcode update is a lost cause

(from update file)

- We don't have the RC4 key
- RC4 vulnerable to bit flips
- But each uinstr/seqword has a CRC



From lib-micro docs

