FPGA Projects
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
Max7219Counter replaced image with correct counter image Dec 10, 2017
Max7219YouTube no message Dec 10, 2017
.gitignore intitial commit Dec 10, 2017
LICENSE Initial commit Dec 10, 2017
README.md updated README Dec 10, 2017

README.md

FPGAForFun

This repository contains the projects from my YouTube series "FPGA For Fun".

FPGA For Fun on YouTube

Max7219YouTube Project

0xDEADBEEF

This project is from the first two videos and covers the initial wiring of the Max7219 8-digit 7-segment display module. It contains the Lucid HDL code for the implementation as well as the transpiled Verilog source.

Max7219 Counter

FPGA Counter

This project wires a Max7219 8-digit 7-segment display module to the Mojo FPGA and includes a multiple number base counter. The HDL being used is Lucid (the language for the Mojo from Embedded Micro). However, the transpiled Verilog sources are available in the /work/verilog subfolder.