


## Inspecting Memory Access Patterns with NumaMMA







RSE meetup 21.01.2019 e.belikov@epcc.ed.ac.uk

• 1



François Trahay SAMOVAR, CNRS, Télécom SudParis, Université Paris-Saclay Evry, France francois.trahay@telecom-sudparis.eu

> Lionel Morel Univ Grenoble Alpes, CEA, List Grenoble, France lionel.morel@cea.fr

## ABSTRACT

Non Uniform Memory Access (NUMA) architectures are nowadays common for running High-Performance Computing (HPC) applications. In such architectures, several distinct physical memories are assembled to create a single shared memory. Nevertheless, because there are several physical memories, access times to these memories are not uniform depending on the location of the core performing the memory request and on the location of the target

Manuel Selva Univ. Grenoble Alpes, CNRS, Inria, Grenoble, France manuel.selva@inria

> Kevin Marquet Univ Lyon,INSA Lyon, Inria, CITI Villeurbanne, France kevin.marquet@insa-lyon.fr

Conference on Parallel Processing, August 13–16, 2018, Eugene, OR, USA. ACM, New York, NY, USA, 10 pages. https://doi.org/10.1145/3225058.3225094

## 1 INTRODUCTION

Because symmetric memory architectures do not scale up with the number of cores, modern multicore architectures have non-uniform

