CHIP-8 Machine

Jacob Fustos, Cesar Avalos B.

May 11, 2017

1 Introduction

In the early 1970's Joseph A. Weisbecker, a microprocessor researcher and toy enthusiast designed the legendary 8-bit RCA 1802 microprocessor. A few years after RCA released the chip, they released the COSMAC VIP, a computer aimed at hobbyists, with the main purpose of playing video games. Joseph A. Weisback is also credited with creating an interpreted language included with the computer, this language is called CHIP-8. The design philosphy behind CHIP-8 is to create a very easy language to create video games.

This CHIP-8 language had a resurgence with the advent of more powerful graphing calculators, with the HP-48 and TI-89 as examples. Hobbyists regarded the CHIP-8 language as a first major test of their BASIC programming abilities. In the emulation development community nowadays CHIP-8 is again recommended as a first step towards more serious hardware emulation.

The idea of this project is to create an FPGA implementation of the CHIP-8, using only the opcodes and existing games as guides, and eventually run games on the board.

The final code is hosted here: https://github.com/cesar-avalos3/C8VHDL.

1.1 CHIP-8 SPECS

As previously stated, the CHIP-8 programming language was designed to be simple, as such its specs are modest. It's an 8-bit cpu, it has 16 8-bit data registers, named V0 to VF, an address register called I, involved in many opcode operations, and finally the stack register called the SP, to keep track of the memory addresses when calling subroutines. The machine makes use of 35 opcodes, all 2 bytes long and big-endian.

1.2 OPCODE TABLE

Opcode	Description
0NNN	Execute subroutine at address NNN
00E0	Clear Screen
00EE	Return from subroutine
1NNN	Jump to address NNN
2NNN	Execute subroutine starting at address NNN
3XNN	If $Vx == NN$, skip the next instruction
4XNN	If Vx != NN, skip the next instruction
5XY0	If $Vx == Vy$, skip the next instruction
6XNN	Store NN in Vx
7XNN	Add NN to Vx
8XY0	Store Vy in Vx
8XY1	Set Vx to Vx OR Vy
8XY2	Set Vx to Vx AND Vy
8XY3	Set Vx to Vx XOR Vy
8XY4	Store in Vx, Vx + Vy
8XY5	Subtract Vy from Vx, store in Vx
8XY6	Store in Vx, Vx » Vy
8XY7	Store in Vx, Vy - Vx
8XYE	Store in Vx, Vx « Vy
9XY0	If Vx != Vy, skip the next instruction
ANNN	Store memory address NNN in Vi
BNNN	Jump to address NNN + V0
CXNN	Store in Vx a random number
DXYN	Draw Sprite in at position Vx, Vy with n bytes of sprite data
EX9E	If key Vx is pressed, skip the next instruction
EXA1	If key Vx is not pressed, skip the next instruction
FX07	Store current delayTimer in Vx
FX0A	Wait for keypress, store result in Vx
FX15	Set delayTimer to Vx
FX18	Set soundTimer to Vx
FX1E	Add Vx to register I
FX29	Set I to the memory address of sprite of hex digit in Vx (font)
FX33	BCD
FX55	Store V0 to Vx inclusive to memory location starting at address I
FX65	Fill V0 to Vx inclusive from memory location starting at address I

2 OPERATION

All modules share a common, more advanced, feature. This feature is the use of a return state register. In this way, certain states were able to be reused over and over again without the need for complicated logic. The example below shows a memory access. Many of the modules use this feature and use it in multiple places. As an example, the draw sprite instruction inside of the CPU needs to access memory 5 times per scan line. This is separate from the memory access that the fetchs do, and from the accesses that other instructions do. To save on states we created argument registers that a state may use to set up the memory access. It then sets a return state register with the state that it would like to return to. It then jumps into the memory access sequence. Once the sequence has completed control is returned to the desired state, and the result of the memory access is contained in the returned data register. Using this pattern, multiple state sequences are able to access memory without a complicated logic block for returning from memory.

2.1 Core

This implementation consists of 3 main components, first of which is the core. The core, as the name suggests, is the brains of the machine. Among its responsabilities:

- Keeping track of the registers.
- Telling the memory controller when and more importantly where to fetch information from
- Decoding the instructions from the previously fetched word. The decoding module is synthesized as a large mux.
- Executing the decoded instructions, from adding numbers to drawing sprites. Look the table in the previous page to see all the available operations.

2.2 Memory Controller

The memory module is at the heart of the system. It contains 2 inner memory modules, the RAM and ROM modules. The ROM module is at addresses 0x00000 through 0x0FFFF and contains the static information for each game. On reset, the memory module copies the ROM area corresponding to the game select lines into the RAM area. The RAM module contains a low area, 0x10000 through 0x10FFF, this area contains static information that is common to all games, and is also copied into the main memory on start-up. Addresses 0x11000 through 0x11FFF are the main memory. This section of RAM is what all other components in the system have access to through a 12 bit address line with the memory module. Once the initial copying is done, the memory module simply then acts as a 3 port arbiter to the memory for the other modules. Each module has its own hold line that it can set high. Once this is set that module will own memory until it sets its line low again. This feature is used by both the time keeper to do a read-modify-write access that needs to be atomic, and by the VGA controller, so that it can do its reads without being interrupted.

2.3 Audio

Audio was a funny thing, the Nexys-4 board doesn't actually have a whole lot of documentation on how to use its sound components, first we had no idea the board could generate sound, so the sound related opcode (FX18) was just turning on and off an LED. Once we figure the board could generate sound, simply switched the LED with the amp enable pin on the board, and sound was produced.

2.4 GAMES

The games are pretty simple for today's standard, we have games representing at least 4 decades, "Kaleidoscope" for instance is one of the games that shipped with the original CHIP-8 implementation in 1977, "Vers" from the late 80's, "Tetris" from the early 90's and "Brix" from the early 2000's. Some games require the player to keep the score and reset when done.

The whole list of games we include, and their respective authors is as follows:

- PONG by Paul Vervalin
- Tetris by Fran Dachille
- Blitz by David Winter
- Brix by Andre Gustafsson
- Cave by 199x
- Hidden by David Winter
- Kaleidoscope by Joseph Weisbecker (RCA)
- Merlin by David Winter
- Missile by David Winter
- Puzzle by Joseph Weisbecker (RCA)
- Tank by Joseph Weisbecker (RCA)
- Vers by JMN

3 DIAGRAMS

3.1 TOP LEVEL - DIAGRAM




Figure 3.1: A top level diagram of all the components, includes memory mapping.




Figure 3.2: The core states diagram, this is a generic representation, because the execute state in this figure could actually be 35 different states, each opcode is represented as a separate state, adding them all to a diagram will be messy.




Figure 3.3: The memory controller state diagram




Figure 3.4: The video controller state diagram, notice only shown when the video is ready to draw




Figure 3.5: Flow chart of the CHIP-8 game rocket by Joseph Weisbacker. Published in BYTE magazine, December 1978 issue.




Figure 3.6: The Brix game, a breakout clone




Figure 3.7: The Merlin game, a simon says clone

4 BLOCK DIAGRAM

4.1 TOP LEVEL




Figure 4.1: Block view of the top level component

4.2 CORE




Figure 4.2: Partial Block view of the core component, this thing is monstruous, it's 5 times as tall as it is wide, which makes sense as it needs to have 16 muxes connecting the 16 registers.

4.3 Memory Controller




Figure 4.3: Block view of the memory controller

4.4 VGA CONTROLLER




Figure 4.4: Block view of the VGA controller

5 Improvements

If we had more time, we would've like to implement a better 2 player solution. We were looking to perhaps add another dedicated controller or perhaps connect the keyboard via the PS/2 interface through the USB port, but there was no really quick way of implementing it, so we put it aside.

The original manual that came with the VIPer computer had a section dedicated to possible expansions one could introduce to the machine. Among those was a board, called the VP-595 Simple Sound Board, costed 30 USD in 1977 (around 125 USD nowadays) and provided a whooping 255 programmable tone frequencies, so one had to not only install the board, but add the opcode to allow the board to work, so this would've been a nice expansion to add to our project.

There was also overhauls to the original system, Super CHIP8 was briefly discussed for a moment in the group. Super CHIP8 allowed higher resolutions, had more memory available, meaning more sprites on screen, even though it's only a couple of opcodes, it would've still added unnecessary complexity to the project, so we decided not to pursue this.

Finally, perhaps simplify the code, there might be a lot of over-engineered aspects in our code that could be further refined, but as it currently is, it's not really taxing on the FPGA board, so it would be really down in our priority list.

6 Code

6.1 TOP LEVEL

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
2
   use ieee.numeric_std.all;
   entity chip_8A_board is
5
   Port ( keyPad : in STD_LOGIC_VECTOR (15 downto 0);
6
           gameSelect : in STD_LOGIC_VECTOR (3 downto 0);
           clk, reset : in STD_LOGIC;
8
9
           err_code : out STD_LOGIC_VECTOR( 2 downto 0 );
10
           heart_beat, buzz : out STD_LOGIC;
11
           cpu_active, mem_active, vga_active : out STD_LOGIC;
12
13
           mapped_out : out STD_LOGIC_VECTOR( 7 downto 0 );
14
           -- step : in STD_LOGIC; -- for debuging memory
15
16
           VGA_HS_O : out
                            STD_LOGIC;
17
           VGA_VS_O : out
                            STD_LOGIC;
           VGA_RED_O
                        : out
                                STD_LOGIC_VECTOR (3 downto 0);
19
                                STD_LOGIC_VECTOR (3 downto 0);
           VGA_GREEN_O : out
                       : out STD_LOGIC_VECTOR (3 downto 0);
           VGA_BLUE_O
21
           audioEn : out STD_LOGIC;
23
           audioAMP: out STD_LOGIC
24
25
26
           );
27
   end chip_8A_board;
28
29
   architecture Behavioral of chip_8A_board is
30
       component core
31
           port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
32
                  memWrite : out STD_LOGIC_VECTOR (7 downto 0);
33
                  memAddress : out STD_LOGIC_VECTOR (11 downto 0);
                  keyPad : in STD_LOGIC_VECTOR (15 downto 0);
                  mem_valid : out STD_LOGIC;
36
                  mem_write : out STD_LOGIC;
                  mem_hold : out STD_LOGIC;
38
                  mem_done : in STD_LOGIC;
                  cpu_state : out STD_LOGIC_VECTOR( 7 downto 0 );
40
                  t_PC : out STD_LOGIC_VECTOR ( 11 downto 0 );
                  t_I : out STD_LOGIC_VECTOR ( 11 downto 0 );
42
                  t_addr : out STD_LOGIC_VECTOR ( 11 downto 0 );
44
                  t_n, t_x, t_y : out STD_LOGIC_VECTOR ( 3 downto 0 );
45
                  t_kk : out STD_LOGIC_VECTOR ( 7 downto 0 );
46
```

```
47
                  t_SP : out STD_LOGIC_VECTOR ( 7 downto 0 );
48
                  t_STACK_0, t_STACK_1, t_STACK_2, t_STACK_3,
49
                  t_STACK_4, t_STACK_5, t_STACK_6, t_STACK_7,
50
                  t_STACK_8, t_STACK_9, t_STACK_A, t_STACK_B,
                  t_STACK_C, t_STACK_D, t_STACK_E, t_STACK_F
52
                               : out STD_LOGIC_VECTOR (15 downto 0);
53
54
                  t_REG_0, t_REG_1, t_REG_2, t_REG_3,
                  t_REG_4, t_REG_5, t_REG_6, t_REG_7,
56
                  t_REG_8, t_REG_9, t_REG_A, t_REG_B,
                  t_REG_C, t_REG_D, t_REG_E, t_REG_F
58
                               : out STD_LOGIC_VECTOR (7 downto 0);
                  clk : in STD_LOGIC;
60
                  active : out STD_LOGIC;
                  reset : in STD_LOGIC;
62
                  err_code : out STD_LOGIC_VECTOR( 2 downto 0 ));
63
       end component;
64
65
       component clock_div
           port ( reset, clk_in : in STD_LOGIC;
67
                  clk_out : out STD_LOGIC );
       end component;
       component mem_controller
71
           port ( memAddress : in STD_LOGIC_VECTOR (35 downto 0);
                  dataIn : in STD_LOGIC_VECTOR (23 downto 0);
73
                  dataOut : out STD_LOGIC_VECTOR (23 downto 0);
74
                  valid : in STD_LOGIC_VECTOR (2 downto 0);
75
                  done : out STD_LOGIC_VECTOR (2 downto 0);
                  write : in STD_LOGIC_VECTOR (2 downto 0);
77
                  hold: in STD_LOGIC_VECTOR (2 downto 0);
                  gameSelect : in STD_LOGIC_VECTOR (3 downto 0);
79
                  gameSelected : out STD_LOGIC_VECTOR (3 downto 0);
                  mapped_out : out STD_LOGIC_VECTOR( 7 downto 0 );
81
                  debug_read_data : out STD_LOGIC_VECTOR( 7 downto 0 );
82
                  mem_state : out STD_LOGIC_VECTOR( 7 downto 0 );
                  sys_reset : out STD_LOGIC;
84
                  cpu_reset : out STD_LOGIC;
                  active : out STD_LOGIC;
86
                  step : in STD_LOGIC;
                  clk, reset : in STD_LOGIC);
       end component;
90
       component time_keeper
           port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
92
                  memWrite : out STD_LOGIC_VECTOR (7 downto 0);
93
                  memAddress : out STD_LOGIC_VECTOR (11 downto 0);
94
                  mem_valid : out STD_LOGIC;
95
                  mem_write : out STD_LOGIC;
96
```

```
mem_hold : out STD_LOGIC;
97
                   mem_done : in STD_LOGIC;
98
                   clk : in STD_LOGIC;
                   reset : in STD_LOGIC;
100
                   heart_beat : out STD_LOGIC;
101
                   buzz : out STD_LOGIC);
102
        end component;
103
104
        component vga_controller
105
            port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
106
                   memWrite : out STD_LOGIC_VECTOR (7 downto 0);
                   memAddress : out STD_LOGIC_VECTOR (11 downto 0);
108
                   mem_valid : out STD_LOGIC;
109
                   mem_write : out STD_LOGIC;
110
                   mem_hold : out STD_LOGIC;
111
                   mem_done : in STD_LOGIC;
112
                    active : out STD_LOGIC;
113
                   clk, sys_clk : in STD_LOGIC;
114
                   reset, sys_reset : in STD_LOGIC;
115
                                    STD_LOGIC;
                   VGA_HS_O : out
116
                                     STD_LOGIC;
                   VGA_VS_O : out
117
                                         STD_LOGIC_VECTOR (3 downto 0);
                   VGA_RED_O
                                  : out
                                 : out STD_LOGIC_VECTOR (3 downto 0);
                   VGA_GREEN_O
119
                   VGA_BLUE_O
                                 : out
                                        STD_LOGIC_VECTOR (3 downto 0));
120
        end component;
121
122
        signal s_CPU_memRead : STD_LOGIC_VECTOR (7 downto 0);
123
        signal s_CPU_memWrite : STD_LOGIC_VECTOR (7 downto 0);
124
        signal s_CPU_memAddress : STD_LOGIC_VECTOR (11 downto 0);
125
        signal s_CPU_mem_valid : STD_LOGIC;
126
        signal s_CPU_mem_write : STD_LOGIC;
127
        signal s_CPU_mem_hold : STD_LOGIC;
128
        signal s_CPU_mem_done : STD_LOGIC;
129
        signal s_cpu_state : STD_LOGIC_VECTOR( 7 downto 0 );
130
131
        signal s_TIME_memRead : STD_LOGIC_VECTOR (7 downto 0);
132
        signal s_TIME_memWrite : STD_LOGIC_VECTOR (7 downto 0);
133
        signal s_TIME_memAddress : STD_LOGIC_VECTOR (11 downto 0);
134
        signal s_TIME_mem_valid : STD_LOGIC;
135
        signal s_TIME_mem_write : STD_LOGIC;
136
        signal s_TIME_mem_hold : STD_LOGIC;
137
        signal s_TIME_mem_done : STD_LOGIC;
138
        signal s_VGA_memRead : STD_LOGIC_VECTOR (7 downto 0);
140
        signal s_VGA_memWrite : STD_LOGIC_VECTOR (7 downto 0);
141
        signal s_VGA_memAddress : STD_LOGIC_VECTOR (11 downto 0);
142
        signal s_VGA_mem_valid : STD_LOGIC;
143
        signal s_VGA_mem_write : STD_LOGIC;
144
        signal s_VGA_mem_hold : STD_LOGIC;
145
        signal s_VGA_mem_done : STD_LOGIC;
146
```

```
signal s_gameSelected : STD_LOGIC_VECTOR (3 downto 0);
147
148
        signal s_memAddress : STD_LOGIC_VECTOR (35 downto 0);
        signal s_dataIn : STD_LOGIC_VECTOR (23 downto 0);
150
        signal s_dataOut : STD_LOGIC_VECTOR (23 downto 0);
151
        signal s_valid : STD_LOGIC_VECTOR (2 downto 0);
152
        signal s_done : STD_LOGIC_VECTOR (2 downto 0);
        signal s_write : STD_LOGIC_VECTOR (2 downto 0);
154
        signal s_hold : STD_LOGIC_VECTOR (2 downto 0);
156
        signal s_sys_reset : STD_LOGIC;
157
        signal s_cpu_reset : STD_LOGIC;
158
        signal s_mem_state : STD_LOGIC_VECTOR (7 downto 0);
159
        signal s_debug_read_data : STD_LOGIC_VECTOR( 7 downto 0 );
160
        signal s_step : STD_LOGIC;
162
        signal s_clock : std_logic;
163
164
        signal s_t_PC : STD_LOGIC_VECTOR ( 11 downto 0 );
165
        signal s_t_I : STD_LOGIC_VECTOR ( 11 downto 0 );
166
167
        signal s_t_addr : STD_LOGIC_VECTOR ( 11 downto 0 );
        signal s_t_n, s_t_x, s_t_y : STD_LOGIC_VECTOR ( 3 downto 0 );
169
        signal s_t_kk : STD_LOGIC_VECTOR ( 7 downto 0 );
170
171
        signal s_t_SP : STD_LOGIC_VECTOR ( 7 downto 0 );
172
        signal s_t_STACK_0,
                               s_t_STACK_1,
                                              s_t_STACK_2,
                                                             s_t_STACK_3,
173
                s_t_STACK_4,
                               s_t_STACK_5, s_t_STACK_6,
                                                             s_t_STACK_7,
174
                s_t_STACK_8,
                               s_t_STACK_9,
                                              s_t_STACK_A,
                                                             s_t_STACK_B,
175
                s_t_STACK_C, s_t_STACK_D,
                                              s_t_STACK_E,
                                                             s_t_STACK_F
176
                     : STD_LOGIC_VECTOR (15 downto 0);
177
178
        signal s_t_REG_0,
                             s_t_REG_1,
                                          s_t_REG_2,
                                                       s_t_REG_3,
179
                s_t_REG_4,
                             s_t_REG_5,
                                          s_t_REG_6,
                                                       s_t_REG_7,
                                          s_t_REG_A,
                s_t_REG_8,
                                                       s_t_REG_B,
181
                             s_t_REG_9,
                s_t_REG_C,
                             s_t_REG_D,
                                          s_t_REG_E,
                                                       s_t_REG_F
182
                     : STD_LOGIC_VECTOR (7 downto 0);
183
184
        signal audioAMPsig : std_logic := '0';
185
        signal counter: unsigned(15 DOWNTO 0) := x"0000";
186
        signal s_buzz : STD_LOGIC;
188
   begin
189
190
        buzz <= s_buzz;</pre>
191
        process(clk) begin
192
            if rising_edge(clk) then
193
                if(counter = 53628) then
194
                    audioAMPsig <= not(audioAMPsig);</pre>
195
                    counter <= x"0000";
196
```

```
else
197
                     counter <= counter + 1;</pre>
198
                 end if;
            end if;
200
        end process;
201
202
        audioAMP <= audioAMPsig;</pre>
203
        audioEn <= s_buzz;</pre>
204
        s_step <= '0';
206
        -- s_step <= step; -- for debugging memory
208
        s_memAddress <= s_CPU_memAddress & s_TIME_memAddress & s_VGA_memAddress;</pre>
209
        s_dataIn <= s_CPU_memWrite & s_TIME_memWrite & s_VGA_memWrite;</pre>
210
        s_valid <= s_CPU_mem_valid & s_TIME_mem_valid & s_VGA_mem_valid;</pre>
211
        s_write <= s_CPU_mem_write & s_TIME_mem_write & s_VGA_mem_write;</pre>
212
        s_hold <= s_CPU_mem_hold & s_TIME_mem_hold & s_VGA_mem_hold;
213
214
        s_CPU_memRead <= s_dataOut( 23 downto 16 );</pre>
215
        s_TIME_memRead <= s_dataOut( 15 downto 8 );</pre>
216
        s_VGA_memRead <= s_dataOut( 7 downto 0 );</pre>
217
        s_CPU_mem_done <= s_done(2);</pre>
219
        s_TIME_mem_done <= s_done(1);</pre>
        s_VGA_mem_done <= s_done(0);</pre>
221
        my_core : core
223
            port map ( memRead => s_CPU_memRead,
224
                         memWrite => s_CPU_memWrite,
225
                         memAddress => s_CPU_memAddress,
226
                         keyPad => keyPad,
227
                         mem_valid => s_CPU_mem_valid,
228
                         mem_write => s_CPU_mem_write,
229
                         mem_hold => s_CPU_mem_hold,
230
                         mem_done => s_CPU_mem_done,
231
                         cpu_state => s_cpu_state,
232
                         t_PC => s_t_PC,
233
                         t_I => s_t_I,
234
235
                         t_addr => s_t_addr,
236
                         t_n => s_t_n, t_x => s_t_x, t_y => s_t_y,
                         t_k => s_t_k
238
                         t_SP => s_t_SP,
240
                         t_STACK_0 => s_t_STACK_0,
                                                          t_STACK_1 => s_t_STACK_1
241
                         t_STACK_2 => s_t_STACK_2,
                                                          t STACK 3 => s t STACK 3.
242
                         t_STACK_4 => s_t_STACK_4,
                                                          t_STACK_5 => s_t_STACK_5,
243
                         t_STACK_6 => s_t_STACK_6,
                                                          t_STACK_7 => s_t_STACK_7
244
                         t_STACK_8 => s_t_STACK_8,
                                                         t_STACK_9 => s_t_STACK_9,
245
                         t_STACK_A => s_t_STACK_A,
                                                         t_STACK_B => s_t_STACK_B,
246
```

```
t_STACK_C => s_t_STACK_C,
                                                      t_STACK_D => s_t_STACK_D,
247
                        t_STACK_E => s_t_STACK_E,
                                                       t_STACK_F => s_t_STACK_F,
248
                        t_REG_0 => s_t_REG_0,
                                                    t_REG_1 => s_t_REG_1,
250
                        t_REG_2 => s_t_REG_2,
                                                   t_REG_3 => s_t_REG_3,
                        t_REG_4 => s_t_REG_4,
                                                    t_REG_5 => s_t_REG_5,
252
                        t_REG_6 => s_t_REG_6,
                                                   t_REG_7 => s_t_REG_7,
253
                        t_REG_8 => s_t_REG_8,
                                                   t_REG_9 => s_t_REG_9,
254
                        t_REG_A => s_t_REG_A,
                                                   t_REG_B => s_t_REG_B,
                        t_REG_C => s_t_REG_C,
                                                   t_REG_D => s_t_REG_D,
256
                        t_REG_E => s_t_REG_E,
                                                  t_REG_F => s_t_REG_F,
257
258
                        clk => s_clock,
259
                        reset => s_cpu_reset,
260
                        active => cpu_active,
261
                        err_code => err_code);
262
263
       my_clock_div : clock_div
264
            port map ( reset => reset,
265
                         clk_in => clk,
266
                         clk_out => s_clock );
267
       my_mem_controller : mem_controller
269
            port map ( memAddress => s_memAddress,
                        dataIn => s_dataIn,
271
                        dataOut => s_dataOut,
                        valid => s_valid,
273
                        done => s_done,
274
                        write => s_write,
275
                        hold => s_hold,
276
                        gameSelect => gameSelect,
277
                        gameSelected => s_gameSelected,
278
                        mapped_out => mapped_out,
279
                        debug_read_data => s_debug_read_data,
280
281
                        mem_state => s_mem_state,
                        sys_reset => s_sys_reset,
282
                        cpu_reset => s_cpu_reset,
                        step => s_step,
284
                        clk => s_clock,
285
                        active => mem_active,
286
                        reset => reset );
288
       my_time_keeper : time_keeper
            port map ( memRead => s_TIME_memRead,
290
                        memWrite => s_TIME_memWrite,
                        memAddress => s_TIME_memAddress,
292
                        mem_valid => s_TIME_mem_valid,
293
                        mem_write => s_TIME_mem_write,
294
                        mem_hold => s_TIME_mem_hold,
295
                        mem_done => s_TIME_mem_done,
296
```

```
clk => s_clock,
297
                        reset => s_sys_reset,
298
                        heart_beat => heart_beat,
                        buzz => s_buzz );
300
301
        my_vga_controller : vga_controller
302
            port map ( memRead => s_VGA_memRead,
303
                        memWrite => s_VGA_memWrite,
304
                        memAddress => s_VGA_memAddress,
                        mem_valid => s_VGA_mem_valid,
306
                        mem_write => s_VGA_mem_write,
                        mem_hold => s_VGA_mem_hold,
308
                        mem_done => s_VGA_mem_done,
309
                        clk => clk,
310
                        sys_clk => s_clock,
311
                        active => vga_active,
312
                        reset => reset,
313
                        sys_reset => s_sys_reset,
314
                        VGA_HS_O => VGA_HS_O,
315
                        VGA_VS_O => VGA_VS_O,
316
                        VGA_RED_O => VGA_RED_O,
317
                        VGA_GREEN_O => VGA_GREEN_O,
                        VGA_BLUE_O => VGA_BLUE_O );
319
   end Behavioral;
```

6.2 CORE

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use ieee.numeric_std.all;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity core is
       Port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
              memWrite : out STD_LOGIC_VECTOR (7 downto 0);
              memAddress : out STD_LOGIC_VECTOR (11 downto 0);
              keyPad : in STD_LOGIC_VECTOR (15 downto 0);
10
              mem_valid : out STD_LOGIC;
11
              mem_write : out STD_LOGIC;
              mem_hold : out STD_LOGIC;
13
              mem_done : in STD_LOGIC;
14
              cpu_state : out STD_LOGIC_VECTOR( 7 downto 0 );
15
16
              t_PC : out STD_LOGIC_VECTOR ( 11 downto 0 );
17
              t_I : out STD_LOGIC_VECTOR ( 11 downto 0 );
18
19
              t_addr : out STD_LOGIC_VECTOR ( 11 downto 0 );
20
              t_n, t_x, t_y : out STD_LOGIC_VECTOR ( 3 downto 0 );
              t_kk : out STD_LOGIC_VECTOR ( 7 downto 0 );
22
              t_SP : out STD_LOGIC_VECTOR ( 7 downto 0 );
24
              t_STACK_0, t_STACK_1, t_STACK_2,
                                                 t_STACK_3,
25
              t_STACK_4, t_STACK_5, t_STACK_6, t_STACK_7,
26
              t_STACK_8, t_STACK_9, t_STACK_A, t_STACK_B,
              t_STACK_C, t_STACK_D, t_STACK_E, t_STACK_F
28
                            : out STD_LOGIC_VECTOR (15 downto 0);
30
              t_REG_0, t_REG_1, t_REG_2, t_REG_3,
              t_REG_4, t_REG_5, t_REG_6,
32
              t_REG_8, t_REG_9, t_REG_A, t_REG_B,
33
              t_REG_C, t_REG_D, t_REG_E, t_REG_F
34
                            : out STD_LOGIC_VECTOR (7 downto 0);
35
              clk : in STD_LOGIC;
37
              reset : in STD_LOGIC;
              active : out STD_LOGIC;
39
              err_code : out STD_LOGIC_VECTOR( 2 downto 0 ) );
   end core;
41
   architecture Behavioral of core is
43
       constant DT_ADDRESS : std_logic_vector(11 downto 0):= "00000000000";
       constant ST_ADDRESS : std_logic_vector(11 downto 0):= "000000000001";
45
46
       constant INVALID_OP : std_logic_vector(2 downto 0):= "001";
47
       constant STACK_OVER : std_logic_vector(2 downto 0):= "010";
48
```

```
constant STACK_UNDER : std_logic_vector(2 downto 0):= "011";
49
50
       type state is (initA, error, fetchA, fetchB, delay,
51
                       memA, memB, Decode,
                       readKey0, readKey1, readKey2, readKey3,
                       readKey4, readKey5, readKey6, readKey7,
54
                       O_NOP, O_CLEAR, O_RET, O_JUMP, O_CALL,
                       O_SNI_X_EQ_KK, O_SNI_X_NE_KK, O_SNI_X_EQ_Y, O_LD_X_KK, O_ADD_X_KK,
                       O_LD_X_Y, O_OR_X_Y, O_AND_X_Y, O_XOR_X_Y, O_ADC_X_Y,
                       O_SUB_X_Y, O_SHR_X_Y, O_SUBN_X_Y, O_SHL_X_Y, O_SNI_X_NE_Y,
                       O_LD_I_ADDR, O_JMP_VO_ADDR, O_RND, O_DRW, O_SNI_KEY_X,
                       O_SNI_KEY_NX, O_LD_X_DT, O_LD_X_KEY, O_LD_DT_X, O_LD_ST_X,
                       O_ADD_I_X, O_LD_F_X, O_LD_B_X, O_LD_I_X, O_LD_X_I,
                       CLEAR_A, getSprite, grab_graphicsA, grab_graphicsB,
62
                       drawSprite, drawSpriteA, drawSpriteB, getDT,
                       BCD_hundreds, BCD_tens, BCD_ones, pull_reg );
       signal current_state : state;
65
       signal tmp_err_code : STD_LOGIC_VECTOR( 2 downto 0 );
       signal mem_ret_state : state;
       signal tmp_mem_write : STD_LOGIC;
69
       signal mem_ret_data : STD_LOGIC_VECTOR (7 downto 0);
70
       signal PC : STD_LOGIC_VECTOR ( 11 downto 0 );
       signal instruction_high : STD_LOGIC_VECTOR ( 7 downto 0 );
73
       signal addr : STD_LOGIC_VECTOR ( 11 downto 0 );
75
       signal n, x, y : STD_LOGIC_VECTOR ( 3 downto 0 );
       signal kk : STD_LOGIC_VECTOR ( 7 downto 0 );
77
       signal SP : STD_LOGIC_VECTOR ( 7 downto 0 );
       type STACK is array( 15 downto 0 ) of STD_LOGIC_VECTOR (15 downto 0);
       signal cpu_STACK : STACK;
81
       type REG is array( 15 downto 0 ) of STD_LOGIC_VECTOR (7 downto 0);
83
       signal cpu_REG : REG;
       type POINTER_TABLE is array( 15 downto 0 ) of STD_LOGIC_VECTOR (11 downto 0);
       signal hex_digits : POINTER_TABLE;
       signal I : STD_LOGIC_VECTOR ( 11 downto 0 );
       --- poor man's RNG, since a human will let up on the reset,
       --- should start at a random point at least.
92
       signal RAND : STD_LOGIC_VECTOR ( 15 downto 0 ) := "1010101010101010";
       signal multi_address : STD_LOGIC_VECTOR ( 11 downto 0 );
       signal multi_count : STD_LOGIC_VECTOR ( 8 downto 0 );
       signal graphic_addressA : STD_LOGIC_VECTOR ( 11 downto 0 );
```

```
signal graphic_addressB : STD_LOGIC_VECTOR ( 11 downto 0 );
99
        signal graphic_bufferA : STD_LOGIC_VECTOR ( 7 downto 0 );
100
        signal graphic_bufferB : STD_LOGIC_VECTOR ( 7 downto 0 );
101
        signal sprite_buffer
                                   : STD_LOGIC_VECTOR ( 7 downto 0 );
102
        signal sprite_buffer_flip
                                        : STD_LOGIC_VECTOR ( 7 downto 0 );
103
        signal graphic_offset : STD_LOGIC_VECTOR ( 2 downto 0 );
104
        signal graphic_collision : STD_LOGIC;
105
106
        signal key_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
107
        signal BCD_total : STD_LOGIC_VECTOR ( 7 downto 0 );
108
        signal BCD_left : STD_LOGIC_VECTOR ( 7 downto 0 );
109
        signal reg_copy_num : STD_LOGIC_VECTOR ( 3 downto 0 );
110
111
        signal instruction_delay : STD_LOGIC_VECTOR ( 23 downto 0 );
112
        signal current_delay : STD_LOGIC_VECTOR ( 23 downto 0 );
113
114
        signal s_keyPad : STD_LOGIC_VECTOR (15 downto 0);
115
        type KEY is array( 15 downto 0 ) of STD_LOGIC_VECTOR (3 downto 0);
116
        signal map_KEY : KEY;
117
118
   begin
119
        mem_write <= tmp_mem_write;</pre>
120
        err_code <= tmp_err_code;
121
122
        s_keyPad( 0) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     0))));
123
        s_keyPad( 1) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     1))));
124
        s_keyPad( 2) <= keyPad(to_integer( unsigned (map_KEY(</pre>
125
        s_keyPad( 3) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     3 ))) );
126
        s_keyPad( 4) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     4 ))));
127
        s_keyPad( 5) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     5))));
128
        s_keyPad( 6) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     6))));
129
        s_keyPad( 7) <= keyPad(to_integer( unsigned (map_KEY(</pre>
                                                                     7 ))));
130
        s_keyPad( 8) <= keyPad(to_integer( unsigned (map_KEY(</pre>
131
        s_keyPad( 9) <= keyPad(to_integer( unsigned (map_KEY(</pre>
132
        s_keyPad(10) <= keyPad(to_integer( unsigned (map_KEY( 10 ))) );
133
        s_keyPad(11) <= keyPad(to_integer( unsigned (map_KEY( 11 ))) );
134
        s_keyPad(12) <= keyPad(to_integer( unsigned (map_KEY( 12 ))) );
135
        s_keyPad(13) <= keyPad(to_integer( unsigned (map_KEY( 13 ))) );</pre>
136
        s_keyPad(14) <= keyPad(to_integer( unsigned (map_KEY( 14 ))) );</pre>
137
        s_keyPad(15) <= keyPad(to_integer( unsigned (map_KEY( 15 ))) );</pre>
138
        t_PC <= PC;
140
        t_I <= I;
141
142
        t_addr <= addr;
143
        t_n <= n;
144
        t_x \ll x;
145
        t_y \ll y;
146
        t_kk \le kk;
147
148
```

```
t_SP <= SP;
149
        t_STACK_0
                    <= cpu_STACK( 0);</pre>
                                            t_STACK_1
                                                        <= cpu_STACK( 1);</pre>
150
        t_STACK_2
                     <= cpu_STACK( 2);
                                            t_STACK_3
                                                        <= cpu_STACK( 3);</pre>
151
        t_STACK_4
                     <= cpu_STACK( 4);</pre>
                                            t_STACK_5
                                                        <= cpu_STACK( 5);</pre>
152
        t_STACK_6
                    <= cpu_STACK( 6);</pre>
                                            t_STACK_7
                                                         \leq cpu_STACK(7);
153
        t_STACK_8
                     <= cpu_STACK( 8);
                                            t_STACK_9
                                                        <= cpu_STACK( 9);</pre>
154
        t_STACK_A
                     <= cpu_STACK(10);</pre>
                                            t_STACK_B
                                                         <= cpu_STACK(11);
155
        t_STACK_C
                     \leq cpu_STACK(12);
                                            t_STACK_D
                                                         \leq cpu_STACK(13);
156
                     <= cpu_STACK(14);</pre>
                                                         <= cpu_STACK(15);</pre>
        t_STACK_E
                                            t_STACK_F
157
158
        t_REG_0
                  \leq cpu_REG(0);
                                       t_REG_1
                                                  \leq cpu_REG(1);
159
        t_REG_2
                  <= cpu_REG( 2);
                                       t_REG_3
                                                  <= cpu_REG( 3);
160
        t_REG_4
                  \leq cpu_REG(4);
                                       t_REG_5
                                                 \leq cpu_REG(5);
161
        t_REG_6
                  \leq cpu_REG(6);
                                       t_REG_7
                                                  \leq cpu_REG(7);
162
                  <= cpu_REG( 8);
                                       t_REG_9
                                                 <= cpu_REG( 9);
        t_REG_8
163
                  <= cpu_REG(10);
                                                 <= cpu_REG(11);
        t_REG_A
                                       t_REG_B
164
        t_REG_C
                  <= cpu_REG(12);
                                       t_REG_D
                                                 \leq cpu_REG(13);
165
        t_REG_E
                  \leq cpu_REG(14);
                                       t_REG_F
                                                 \leq cpu_REG(15);
166
167
        process( clk, reset )
168
             variable instruction : STD_LOGIC_VECTOR ( 15 downto 0 );
169
             variable tmp_SP : STD_LOGIC_VECTOR ( 7 downto 0 );
170
             variable tmp_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
171
             variable tmp_8x : STD_LOGIC_VECTOR ( 7 downto 0 );
172
             variable tmp_8y : STD_LOGIC_VECTOR ( 7 downto 0 );
173
             variable tmp_8A : STD_LOGIC_VECTOR ( 7 downto 0 );
174
             variable tmp_8B : STD_LOGIC_VECTOR ( 7 downto 0 );
175
             variable tmp_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
176
             variable tmp_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
177
             variable tmp_12A : STD_LOGIC_VECTOR ( 11 downto 0 );
178
             variable tmp_12B : STD_LOGIC_VECTOR ( 11 downto 0 );
179
             variable key_num : STD_LOGIC_VECTOR ( 3 downto 0 );
180
             variable key_mask : STD_LOGIC_VECTOR ( 15 downto 0 );
181
             variable math_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
182
183
        begin
             if ( reset = '1' ) then
184
                 current_state <= initA;
185
                 memWrite <= "00000000";
186
                 memAddress <= x"000";</pre>
187
                 mem_valid <= '0';</pre>
188
                 tmp_mem_write <= '0';</pre>
189
                 mem_hold <= '0';</pre>
190
                 tmp_err_code <= "000";
191
                 cpu_state <= x"01";</pre>
192
                 active <= '0';
193
                  if (rising_edge(clk)) then
194
                      RAND \leftarrow (RAND(0) \times RAND(2) \times RAND(3) \times RAND(5)) \&
195
                                                                  RAND( 15 \text{ downto } 1);
196
                  end if;
197
             elsif (rising_edge(clk)) then
198
```

```
RAND \le (RAND(0) \times RAND(2) \times RAND(3) \times RAND(5)) \&
199
                                                    RAND( 15 downto 1);
200
        current_state <= current_state;
201
        case current_state is
202
             when error =>
203
                 cpu_state <= x"00";
204
             when initA =>
205
                 cpu_state <= x"02";</pre>
206
                 active <= '1';
207
                 PC \le x''200'';
208
                 I \le "00000000000";
                 SP <= "0000000";
210
211
                 cpu_REG( 0) <= "00000000";
                                                 cpu_REG(8) \le "00000000";
212
                 cpu_REG( 1) <= "00000000";
                                                 cpu_REG( 9) <= "00000000";
213
                 cpu_REG( 2) <= "00000000";
                                                 cpu_REG(10) <= "00000000";
214
                 cpu_REG(3) <= "00000000";
                                                 cpu_REG(11) <= "00000000";
215
                 cpu_REG( 4) <= "00000000";
                                                 cpu_REG(12) <= "00000000";
216
                 cpu_REG( 5) <= "00000000";
                                                 cpu_REG(13) \le "000000000";
217
                 cpu_REG( 6) <= "00000000";
                                                 cpu_REG(14) <= "00000000";
218
                 cpu_REG(7) \le "00000000";
                                                 cpu_REG(15) <= "00000000";
219
                 key_counter <= "0000";</pre>
221
                 hex_digits(0) <= "000000000010";
                                                         hex_digits( 8) <= "000000101010";
223
                 hex_digits( 1) <= "000000000111";
                                                         hex_digits( 9) <= "000000101111";
224
                 hex_digits( 2) <= "00000001100";
                                                         hex_digits(10) <= "000000110100";
225
                 hex_digits(3) <= "00000010001";
                                                         hex_digits(11) <= "000000111001";
226
                 hex_digits( 4) <= "000000010110";
                                                         hex_digits(12) <= "0000001111110";
227
                 hex_digits(5) <= "00000011011";
                                                         hex_digits(13) \le "000001000011";
228
                 hex_digits( 6) <= "000000100000";
                                                         hex_digits(14) <= "000001001000";
229
                 hex_digits( 7) <= "000000100101";
                                                         hex_digits(15) <= "000001001101";
230
231
                 instruction_delay <= x"002000";</pre>
232
233
                 memAddress <= x"080";
234
                 tmp_mem_write <= '0';</pre>
235
                 mem_hold <= '0';</pre>
236
                 mem_ret_state <= readKey0;</pre>
237
                 current_state <= memA;</pre>
238
             when readKey0
                             =>
                 map_KEY(0) <= mem_ret_data( 7 downto 4 );</pre>
240
                 map_KEY(1) <= mem_ret_data( 3 downto 0 );</pre>
                 memAddress <= x"081";</pre>
242
                 mem_ret_state <= readKey1;</pre>
243
                 current_state <= memA;</pre>
244
             when readKey1
                             =>
245
                 map_KEY(2) <= mem_ret_data( 7 downto 4 );</pre>
246
                 map_KEY(3) <= mem_ret_data( 3 downto 0 );</pre>
247
                 memAddress <= x"082";</pre>
248
```

```
249
                  mem_ret_state <= readKey2;</pre>
                   current_state <= memA;</pre>
250
              when readKey2
                   map_KEY(4) <= mem_ret_data( 7 downto 4 );</pre>
252
                   map_KEY(5) <= mem_ret_data( 3 downto 0 );</pre>
                  memAddress <= x"083";
254
                   mem_ret_state <= readKey3;</pre>
                   current_state <= memA;</pre>
256
              when readKey3
                                =>
                   map_KEY(6) <= mem_ret_data( 7 downto 4 );</pre>
258
                  map_KEY(7) <= mem_ret_data( 3 downto 0 );</pre>
259
                   memAddress <= x"084";</pre>
260
                  mem_ret_state <= readKey4;</pre>
261
                   current_state <= memA;
262
              when readKey4
                   map_KEY(8) <= mem_ret_data( 7 downto 4 );</pre>
264
                  map_KEY(9) <= mem_ret_data( 3 downto 0 );</pre>
265
                  memAddress <= x"085";</pre>
                   mem_ret_state <= readKey5;</pre>
267
                   current_state <= memA;</pre>
268
              when readKey5
269
                  map_KEY(10) <= mem_ret_data( 7 downto 4 );</pre>
                  map_KEY(11) <= mem_ret_data( 3 downto 0 );</pre>
271
                  memAddress <= x"086";
                  mem_ret_state <= readKey6;</pre>
273
                   current_state <= memA;</pre>
              when readKey6
275
                  map_KEY(12) <= mem_ret_data( 7 downto 4 );</pre>
276
                   map_KEY(13) <= mem_ret_data( 3 downto 0 );</pre>
277
                  memAddress <= x"087";
                   mem_ret_state <= readKey7;</pre>
279
                   current_state <= memA;</pre>
280
              when readKey7
281
                  map_KEY(14) <= mem_ret_data( 7 downto 4 );</pre>
282
                   map_KEY(15) <= mem_ret_data( 3 downto 0 );</pre>
283
                   current_state <= fetchA;</pre>
284
              when fetchA =>
                   cpu_state <= x"03";</pre>
286
                   memAddress <= PC;</pre>
287
                   PC \le PC + x''001'';
288
                   tmp_mem_write <= '0';</pre>
                  mem_hold <= '0';</pre>
290
                  mem_ret_state <= delay;</pre>
                   current_delay <= x"000000";</pre>
292
                   current_state <= memA;</pre>
              when delay =>
294
                   current_delay <= current_delay + x"000001";</pre>
295
                   if( current_delay = instruction_delay ) then
296
                        current_state <= fetchB;</pre>
297
                   end if;
298
```

```
when fetchB =>
299
                   cpu_state <= x"04";
300
                   instruction_high <= mem_ret_data;</pre>
                  memAddress <= PC;</pre>
302
                  PC <= PC + x"001";
303
                  mem_ret_state <= Decode;</pre>
304
                  current_state <= memA;</pre>
              when memA =>
306
                   cpu_state <= x"05";
                   if (mem\_done = '0') then
308
                       mem_valid <= '1';</pre>
                       current_state <= memB;</pre>
310
                   end if;
311
              when memB =>
312
                  cpu_state <= x"06";</pre>
313
                   if ( mem_done = '1' ) then
314
                       if ( tmp_mem_write = '0' ) then
315
                            mem_ret_data <= memRead;</pre>
316
                       end if;
317
318
                       mem_valid <= '0';</pre>
319
                       current_state <= mem_ret_state;</pre>
                   end if;
321
             when Decode =>
322
                  cpu_state <= x"07";
323
                   instruction := instruction_high & mem_ret_data;
                   case instruction( 15 downto 12 ) is
325
                       when "0000" =>
326
                            if (instruction = "0000000011100000") then
327
                                 current_state <= O_CLEAR;</pre>
                            elsif ( instruction = "0000000011101110" ) then
329
                                 current_state <= 0_RET;</pre>
330
                            else
331
                                 current_state <= 0_NOP;</pre>
332
                            end if:
333
                       when "0001" =>
334
                            addr <= instruction( 11 downto 0 );</pre>
                            current_state <= O_JUMP;</pre>
336
                       when "0010" =>
337
                            addr <= instruction( 11 downto 0 );</pre>
338
                            current_state <= 0_CALL;</pre>
                       when "0011" =>
340
                            x <= instruction( 11 downto 8 );</pre>
341
                            kk <= instruction( 7 downto 0 );</pre>
342
                            current_state <= O_SNI_X_EQ_KK;</pre>
343
                       when "0100" =>
344
                            x <= instruction( 11 downto 8 );</pre>
345
                            kk <= instruction( 7 downto 0 );</pre>
346
                            current_state <= O_SNI_X_NE_KK;</pre>
347
                       when "0101" =>
348
```

```
x <= instruction( 11 downto 8 );</pre>
349
                            y <= instruction( 7 downto 4 );</pre>
350
                            current_state <= O_SNI_X_EQ_Y;</pre>
                       when "0110" =>
352
                            x <= instruction( 11 downto 8 );</pre>
353
                            kk <= instruction( 7 downto 0 );</pre>
354
                            current_state <= O_LD_X_KK;</pre>
                       when "0111" =>
356
                            x <= instruction( 11 downto 8 );</pre>
357
                            kk <= instruction( 7 downto 0 );</pre>
358
                            current_state <= O_ADD_X_KK;</pre>
359
                       when "1000" =>
360
                            x <= instruction( 11 downto 8 );</pre>
361
                            y <= instruction( 7 downto 4 );</pre>
362
                            case instruction (3 downto 0) is
363
                                 when "0000" =>
364
                                      current_state <= O_LD_X_Y;</pre>
365
                                 when "0001" =>
                                      current_state <= 0_0R_X_Y;</pre>
367
                                 when "0010" =>
                                      current_state <= O_AND_X_Y;
369
                                 when "0011" =>
                                      current_state <= 0_XOR_X_Y;</pre>
371
                                 when "0100" =>
372
                                      current_state <= O_ADC_X_Y;
373
                                 when "0101" =>
374
                                      current_state <= O_SUB_X_Y;
375
                                 when "0110" =>
376
                                      current_state <= O_SHR_X_Y;</pre>
377
                                 when "0111" =>
378
                                      current_state <= O_SUBN_X_Y;</pre>
379
                                 when "1110" =>
380
                                      current_state <= O_SHL_X_Y;
381
                                 when others =>
382
                                      tmp_err_code <= INVALID_OP;</pre>
383
                                      current_state <= error;</pre>
384
                            end case;
                       when "1001" =>
386
                            x <= instruction( 11 downto 8 );</pre>
                            y <= instruction( 7 downto 4 );
388
                            current_state <= O_SNI_X_NE_Y;</pre>
                       when "1010" =>
390
                            addr <= instruction( 11 downto 0 );</pre>
391
                            current_state <= O_LD_I_ADDR;</pre>
392
                       when "1011" =>
393
                            addr <= instruction( 11 downto 0 );
394
                            current_state <= O_JMP_VO_ADDR;</pre>
395
                       when "1100" =>
396
                            x <= instruction( 11 downto 8 );</pre>
397
                            kk <= instruction( 7 downto 0 );</pre>
398
```

```
current_state <= 0_RND;</pre>
399
                       when "1101" =>
400
                            x <= instruction( 11 downto 8 );</pre>
                            y <= instruction( 7 downto 4 );
402
                            n <= instruction( 3 downto 0 );</pre>
403
                            current_state <= O_DRW:</pre>
404
                       when "1110" =>
                            x <= instruction( 11 downto 8 );
406
                            if (instruction(7 \text{ downto } 0) = "10011110") then
407
                                 current_state <= O_SNI_KEY_X;</pre>
408
                            elsif (instruction(7 downto 0) = "10100001") then
                                 current_state <= O_SNI_KEY_NX;</pre>
410
                            else
411
                                 tmp_err_code <= INVALID_OP;</pre>
412
                                 current_state <= error;</pre>
413
                            end if:
414
                       when "1111" =>
415
                            x <= instruction( 11 downto 8 );</pre>
416
                            case instruction (7 downto 0) is
417
                                 when x''07'' =>
418
                                      current_state <= O_LD_X_DT;</pre>
419
                                 when x''OA'' =>
                                      current_state <= O_LD_X_KEY;</pre>
421
                                 when x"15" =>
422
                                      current_state <= O_LD_DT_X;
423
                                 when x''18'' =>
424
                                      current_state <= O_LD_ST_X;
425
                                 when x"1E" =>
426
                                      current_state <= O_ADD_I_X;
427
                                 when x"29" =>
428
                                      current_state <= O_LD_F_X;</pre>
429
                                 when x"33" =>
430
                                      current_state <= O_LD_B_X;</pre>
431
                                 when x"55" =>
432
                                      current_state <= O_LD_I_X;
433
                                 when x''65'' =>
434
                                      current_state <= 0_LD_X_I;</pre>
                                 when others =>
436
                                      tmp_err_code <= INVALID_OP;</pre>
437
                                      current_state <= error;</pre>
438
                            end case;
                       when others =>
440
                            tmp_err_code <= INVALID_OP;</pre>
441
                            current_state <= error;</pre>
442
                  end case;
443
             when 0 NOP =>
444
                  cpu_state <= x"08";</pre>
445
                  current_state <= fetchA;</pre>
446
             when O_CLEAR =>
447
                  cpu_state <= x"09";
448
```

```
multi_address <= "111100000000"; -- 0xF00
449
                  multi_count <= "100000000"; -- 256
450
                  current_state <= CLEAR_A;</pre>
             when CLEAR_A =>
452
                  cpu_state <= x"0A";</pre>
                  if ( multi_count = "000000000" ) then
454
                       current_state <= fetchA;</pre>
                  else
456
                      memAddress <= multi_address;</pre>
                       tmp_mem_write <= '1';</pre>
458
                      mem_hold <= '0';</pre>
                      mem_ret_state <= CLEAR_A;</pre>
460
                      memWrite <= "00000000";
461
                       current_state <= memA;
462
                      multi_address <= multi_address + "00000000001";
464
                      multi_count <= multi_count - "000000001";</pre>
465
                  end if;
             when O_RET =>
467
                  cpu_state <= x"0B";</pre>
                  tmp\_SP := SP;
469
                  tmp_SP := tmp_SP - "00000001";
                  if(tmp_SP = "111111111") then
471
                       tmp_err_code <= STACK_UNDER;</pre>
                       current_state <= error;</pre>
473
                  else
                      PC <= cpu_STACK( to_integer( unsigned ( tmp_SP ) ))( 11 downto 0 );
475
                       SP <= tmp_SP;
476
                       current_state <= fetchA;</pre>
477
                  end if;
             when O_JUMP =>
479
                  cpu_state <= x"0C";
480
                  PC <= addr;</pre>
481
                  current_state <= fetchA;</pre>
             when O_CALL =>
483
                  cpu_state <= x"0D";</pre>
484
                  tmp_SP := SP;
                  if(tmp_SP = "00010000") then
                                                         -- 16 is to much
486
                       tmp_err_code <= STACK_OVER;</pre>
                       current_state <= error;</pre>
488
                  else
                       cpu_STACK( to_integer( unsigned ( tmp_SP ) )) <= "0000" & PC;</pre>
490
                       tmp_SP := tmp_SP + "00000001";
                       SP <= tmp_SP;
492
                      PC <= addr;</pre>
                       current_state <= fetchA;
494
                  end if;
495
             when O_SNI_X_EQ_KK =>
496
                  cpu_state <= x"0E";</pre>
497
                  if ( cpu_REG( to_integer( unsigned ( x ) ) ) = kk ) then
498
```

```
PC \le PC + "000000000010";
499
                  end if;
500
                  current_state <= fetchA;</pre>
502
             when O_SNI_X_NE_KK =>
                  cpu_state <= x"0F";</pre>
504
                  if ( cpu_REG( to_integer( unsigned ( x ) ) ) /= kk ) then
                       PC \le PC + "000000000010";
506
                  end if;
508
                  current_state <= fetchA;
             when O_SNI_X_EQ_Y =>
510
                   cpu_state <= x"10";</pre>
511
                   if ( cpu_REG( to_integer( unsigned ( x ) ) )
512
                         cpu_REG( to_integer( unsigned ( y ) ) ) ) then
514
                       PC \le PC + "000000000010";
515
                   end if;
516
517
                   current_state <= fetchA;</pre>
518
             when O_LD_X_KK =>
519
                  cpu_state <= x"11";</pre>
                  cpu_REG(to_integer(unsigned( x ))) <= kk;</pre>
521
                  current_state <= fetchA;</pre>
             when O_ADD_X_KK =>
523
                  cpu_state <= x"12";</pre>
                  cpu_REG(to_integer(unsigned( x ))) <=</pre>
525
                            cpu_REG(to_integer(unsigned( x ))) + kk;
526
                  current_state <= fetchA;</pre>
527
             when O_LD_X_Y =>
                  cpu_state <= x"13";</pre>
529
                  cpu_REG(to_integer(unsigned( x ))) <=</pre>
530
                            cpu_REG(to_integer(unsigned( y )));
531
                  current_state <= fetchA;</pre>
             when O_OR_X_Y =>
533
                  cpu_state \leq x"14";
534
                  cpu_REG(to_integer(unsigned( x ))) <=</pre>
                            cpu_REG(to_integer(unsigned( x )))
536
                            or
537
                            cpu_REG(to_integer(unsigned( y )));
538
                  current_state <= fetchA;</pre>
             when O_AND_X_Y =>
540
                  cpu_state <= x"15";</pre>
                  cpu_REG(to_integer(unsigned( x ))) <=</pre>
542
                            cpu_REG(to_integer(unsigned( x )))
                            and
544
                            cpu_REG(to_integer(unsigned( y )));
545
                  current_state <= fetchA;</pre>
546
             when O_XOR_X_Y =>
547
                  cpu_state <= x"16";</pre>
548
```

```
cpu_REG(to_integer(unsigned( x ))) <=</pre>
549
                         cpu_REG(to_integer(unsigned( x )))
550
                         cpu_REG(to_integer(unsigned( y )));
552
                 current_state <= fetchA;</pre>
            when O_ADC_X_Y =>
554
                 cpu_state <= x"17";</pre>
                 math_buf :=
556
                             '0' & cpu_REG(to_integer(unsigned(x)))
558
                             '0' & cpu_REG(to_integer(unsigned( y ))) );
                 cpu_REG(to_integer(unsigned( x ))) <= math_buf( 7 downto 0 );</pre>
560
                 cpu_REG( 15 ) <= "0000000" & math_buf( 8 );
561
                 current_state <= fetchA;
562
            when O_SUB_X_Y =>
                 cpu_state <= x"18";</pre>
564
                 cpu_REG(to_integer(unsigned( x ))) <=</pre>
565
                         cpu_REG(to_integer(unsigned( x )))
                         cpu_REG(to_integer(unsigned( y )));
                 if ( cpu_REG(to_integer(unsigned( x )))
569
                      cpu_REG(to_integer(unsigned( y ))) ) then
571
                     cpu_REG( 15 ) <= "00000001";
                 else
573
                     cpu_REG( 15 ) <= "00000000";
                 end if;
575
                 current_state <= fetchA;</pre>
576
            when O_SHR_X_Y =>
577
                 cpu_state <= x"19";
                 cpu_REG(to_integer(unsigned( x ))) <= '0' &
579
                              cpu_REG(to_integer(unsigned( y )))( 7 downto 1 );
580
                 cpu_REG( 15 ) <= "0000000" &
581
                                       cpu_REG(to_integer(unsigned( y )))(0);
                 current_state <= fetchA;
583
            when O_SUBN_X_Y =>
584
                 cpu_state <= x"1A";</pre>
                 cpu_REG(to_integer(unsigned( x ))) <=</pre>
                          cpu_REG(to_integer(unsigned( y )))
588
                          cpu_REG(to_integer(unsigned( x )));
                 if ( cpu_REG(to_integer(unsigned( y )))
590
                      cpu_REG(to_integer(unsigned(x))) ) then
592
                    cpu_REG( 15 ) <= "00000001";
                 else
594
                    cpu_REG( 15 ) <= "00000000";
595
                 end if;
596
                 current_state <= fetchA;</pre>
597
            when O_SHL_X_Y =>
598
```

```
cpu_state <= x"1B";</pre>
599
                 cpu_REG(to_integer(unsigned( x ))) <=</pre>
600
                         cpu_REG(to_integer(unsigned( y )))( 6 downto 0 ) & '0';
                 cpu_REG( 15 ) <= "0000000" &
602
                                        cpu_REG(to_integer(unsigned( y )))(7);
                 current_state <= fetchA;
604
            when O_SNI_X_NE_Y =>
                 cpu_state <= x"1C";</pre>
606
                 if ( cpu_REG( to_integer( unsigned ( x ) ) )
                       /=
608
                       cpu_REG( to_integer( unsigned ( y ) ) ) ) then
                     PC \le PC + "000000000010";
610
                 end if;
611
612
                 current_state <= fetchA;</pre>
613
             when O_LD_I_ADDR =>
614
                 cpu_state <= x"1D";</pre>
615
                 I <= addr;</pre>
616
                 current_state <= fetchA;
617
            when O_JMP_VO_ADDR =>
618
                 cpu_state <= x"1E";</pre>
619
                 PC <= addr + ( "0000" & cpu_REG(0) );
                 current_state <= fetchA;</pre>
621
            when O_RND =>
                 cpu_state <= x"1F";</pre>
623
                 tmp_8 := RAND(7 downto 0);
                 tmp_8 := tmp_8 \text{ and } kk;
625
                 cpu_REG( to_integer( unsigned ( x ) ) > = tmp_8;
626
                 current_state <= fetchA;</pre>
627
            when O_DRW =>
                 cpu_state \le x"20";
629
                 tmp_8x := "00" & cpu_REG( to_integer( unsigned ( x ) ) )(5 downto 0);
630
                 tmp_8y := "000" & cpu_REG( to_integer( unsigned ( y ) ))( 4 downto 0);
631
                 -- address = 0xF00 + (y << 3) + (x >> 3)
633
                 tmp_12 := "1111" \& tmp_8y( 4 downto 0 ) \& tmp_8x( 5 downto 3);
634
                 graphic_addressA <= tmp_12;</pre>
635
636
                 -- address + 1 = address + 1, but roll over on 8 byte boundary
637
                 tmp_12 := tmp_12(11 downto 3) & (tmp_12(2 downto 0) + "001");
638
                 graphic_addressB <= tmp_12;</pre>
640
                 graphic_offset <= tmp_8x( 2 downto 0 );</pre>
                 graphic_collision <= '0';</pre>
642
                 multi_address <= I;</pre>
                 current_state <= getSprite;
644
            when getSprite =>
645
                 cpu_state <= x"21";
646
                 -- when n gets to 0 we are done, if there was a collision set VF
647
                 if (n = "0000") then
648
```

```
if (graphic_collision = '1') then
649
                           cpu_REG( 15 ) <= "00000001";
650
                      else
                           cpu_REG( 15 ) <= "00000000";
652
                      end if;
                      current_state <= fetchA;
654
                  else
655
                      -- we have more to do, n--
656
                      n \le n - "0001";
                       -- readAddress = spriteAddress++
658
                      memAddress <= multi_address;</pre>
                      multi_address <= multi_address + "00000000001";</pre>
660
                       -- read, do not hold memory
661
                      tmp_mem_write <= '0';
662
                      mem_hold <= '0';</pre>
                      mem_ret_state <= grab_graphicsA;</pre>
664
                      current_state <= memA;</pre>
665
                  end if;
666
             when grab_graphicsA =>
667
                  cpu_state <= x"22";
668
                  -- grab the value
669
                  sprite_buffer_flip <= mem_ret_data;</pre>
                  -- get old info from video buffer low byte
671
                 memAddress <= graphic_addressA;</pre>
                 mem_ret_state <= grab_graphicsB;</pre>
673
                  current_state <= memA;</pre>
674
             when grab_graphicsB =>
675
                  cpu_state <= x"23";</pre>
676
                  -- flip the sprite bits because bit 7 drawn at 0, 0
677
                  -- should be pixel 0 if that makes sense?
                  sprite_buffer(0) <= sprite_buffer_flip(7);</pre>
679
                  sprite_buffer(1) <= sprite_buffer_flip(6);</pre>
680
                  sprite_buffer(2) <= sprite_buffer_flip(5);</pre>
681
                  sprite_buffer(3) <= sprite_buffer_flip(4);</pre>
682
                  sprite_buffer(4) <= sprite_buffer_flip(3);</pre>
683
                  sprite_buffer(5) <= sprite_buffer_flip(2);</pre>
684
                  sprite_buffer(6) <= sprite_buffer_flip(1);</pre>
                  sprite_buffer(7) <= sprite_buffer_flip(0);</pre>
686
                  -- grab the value
687
                  graphic_bufferA <= mem_ret_data;</pre>
688
                  -- get old info from video buffer high byte
                 memAddress <= graphic_addressB;</pre>
690
                 mem_ret_state <= drawSprite;</pre>
691
                  current_state <= memA;</pre>
692
             when drawSprite =>
                  cpu_state <= x"24";
694
                  -- xor the new data into highByte::lowByte at the corret offset
695
                  tmp_8A := graphic_bufferA;
696
                  tmp_8B := mem_ret_data;
697
698
```

```
if (graphic_offset = "000") then
699
                     tmp_8A := tmp_8A xor sprite_buffer;
700
                elsif ( graphic_offset = "001" ) then
                     tmp_8B := tmp_8B xor ( "0000000" & sprite_buffer(7) );
702
                     tmp_8A := tmp_8A xor ( sprite_buffer( 6 downto 0 ) & "0");
                 elsif (graphic_offset = "010") then
704
                     tmp_8B := tmp_8B xor ( "000000" & sprite_buffer(7 downto 6) );
705
                     tmp_8A := tmp_8A xor ( sprite_buffer( 5 downto 0 ) & "00");
706
                elsif (graphic_offset = "011") then
                     tmp_8B := tmp_8B xor ("00000" & sprite_buffer(7 downto 5));
708
                     tmp_8A := tmp_8A xor ( sprite_buffer( 4 downto 0 ) & "000");
                 elsif (graphic_offset = "100") then
710
                     tmp_8B := tmp_8B xor ("0000" & sprite_buffer(7 downto 4));
711
                     tmp_8A := tmp_8A xor ( sprite_buffer( 3 downto 0 ) & "0000");
712
                elsif ( graphic_offset = "101" ) then
713
                     tmp_8B := tmp_8B xor ( "000" & sprite_buffer(7 downto 3) );
714
                     tmp_8A := tmp_8A xor ( sprite_buffer( 2 downto 0 ) & "00000");
715
                elsif (graphic_offset = "110") then
716
                     tmp_8B := tmp_8B xor ( "00" & sprite_buffer(7 downto 2) );
717
                     tmp_8A := tmp_8A xor ( sprite_buffer( 1 downto 0 ) & "000000");
718
                elsif (graphic_offset = "111") then
719
                     tmp_8B := tmp_8B xor ( "0" & sprite_buffer(7 downto 1) );
                     tmp_8A := tmp_8A xor (sprite_buffer(0) & "0000000");
721
                end if;
722
723
                 -- collision if the old bits are gone
                 if( ( graphic_bufferA and tmp_8A ) /= graphic_bufferA ) then
725
                     graphic_collision <= '1';</pre>
726
                elsif ( ( mem_ret_data and tmp_8B ) /= mem_ret_data ) then
727
                     graphic_collision <= '1';</pre>
728
                end if;
729
730
                 -- store this here to remember we cannot use it this state, whoops!!
731
                graphic_bufferB <= tmp_8B;</pre>
732
                 -- writeAddress = videoLowByte++8 to increment to the next row.
733
                memAddress <= graphic_addressA;</pre>
734
                graphic_addressA <= graphic_addressA + "0000001000";</pre>
735
                 -- we are writing the new xored video data here
736
                tmp_mem_write <= '1';</pre>
737
                memWrite <= tmp_8A;</pre>
738
                mem_ret_state <= drawSpriteA;</pre>
                current_state <= memA;</pre>
740
            when drawSpriteA =>
741
                cpu_state \le x"25";
742
                 -- writeAddress = videoHighByte++8 to increment to the next row.
743
                memAddress <= graphic_addressB;</pre>
744
                graphic_addressB <= graphic_addressB + "00000001000";</pre>
745
                 -- write the rest of the video update
746
                memWrite <= graphic_bufferB;</pre>
747
                mem_ret_state <= drawSpriteB;</pre>
748
```

```
749
                 current_state <= memA;
            when drawSpriteB =>
750
                 cpu_state \leq x"26";
                 -- if the addresses rolled off the bottom of the screen,
752
                     then put them back up at the top of the buffer
                     instead of top of memory
754
                 if (graphic_addressA(11 downto 8) = "0000") then
                     graphic_addressA <= graphic_addressA or x"F00";</pre>
756
                     graphic_addressB <= graphic_addressB or x"F00";</pre>
757
                 end if;
758
                 -- get the next sprite line.
760
                 current_state <= getSprite;</pre>
761
            when O_SNI_KEY_X =>
762
                 cpu_state <= x"27";</pre>
                 key_num := cpu_REG( to_integer( unsigned ( x ) ) )( 3 downto 0 );
764
                 key_mask := "000000000000001";
765
766
                 key_mask := std_logic_vector( shift_left( unsigned( key_mask ),
767
                                            to_integer( unsigned ( key_num ) ) );
768
                 if( ( key_mask and s_keyPad ) = key_mask ) then
769
                     PC \le PC + "000000000010";
                 end if;
771
                 current_state <= fetchA;
773
            when O_SNI_KEY_NX =>
                 cpu_state <= x"28";</pre>
775
                 key_num := cpu_REG( to_integer( unsigned ( x ) ) )( 3 downto 0 );
776
                 key_mask := "000000000000001";
777
                 key_mask := std_logic_vector( shift_left( unsigned( key_mask ),
779
                                            to_integer(unsigned (key_num))));
780
                 if( ( key_mask and s_keyPad ) /= key_mask ) then
781
                     PC \le PC + "000000000010";
                 end if;
783
784
                 current_state <= fetchA;</pre>
            when O_LD_X_DT =>
786
                 cpu_state \leq x"29";
787
                 memAddress <= DT_ADDRESS;</pre>
788
                 tmp_mem_write <= '0';</pre>
                 mem_hold <= '0';</pre>
790
                 mem_ret_state <= getDT;</pre>
                 current_state <= memA;</pre>
792
            when getDT =>
                 cpu_state <= x"2A";
794
                 cpu_REG( to_integer( unsigned ( x ) ) > = mem_ret_data;
795
                 current_state <= fetchA;
796
            when O_LD_X_KEY =>
797
                 cpu_state <= x"2B";</pre>
798
```

```
-- keep rolling through all 15 keys until we find one that is down.
799
                  key_num := key_counter;
800
                  key_mask := "000000000000001";
802
                  key_counter <= key_counter + 1;</pre>
                  key_mask := std_logic_vector( shift_left( unsigned( key_mask ),
804
                                to_integer( unsigned ( key_num ) ) );
806
                  if( ( key_mask and s_keyPad ) = key_mask ) then
                       cpu_REG( to_integer( unsigned ( x ) ) > = "0000" & key_num;
808
                       current_state <= fetchA;</pre>
                  end if;
810
             when O_LD_DT_X =>
811
                  cpu_state <= x"2C";</pre>
812
                  memAddress <= DT_ADDRESS;</pre>
813
                  tmp_mem_write <= '1';</pre>
814
                  mem_hold <= '0';</pre>
815
                  mem_ret_state <= fetchA;</pre>
816
                  memWrite <= cpu_REG( to_integer( unsigned ( x ) ) );</pre>
817
                  current_state <= memA;</pre>
818
             when O_LD_ST_X =>
819
                  cpu_state <= x"2D";</pre>
                  memAddress <= ST_ADDRESS;</pre>
821
                  tmp_mem_write <= '1';</pre>
                  mem_hold <= '0';</pre>
823
                  mem_ret_state <= fetchA;</pre>
                  memWrite <= cpu_REG( to_integer( unsigned ( x ) ) );</pre>
825
                  current_state <= memA;</pre>
826
             when O_ADD_I_X =>
827
                  cpu_state <= x"2E";</pre>
                  I <= I + ( "0000" & cpu_REG(to_integer(unsigned( x ))) );</pre>
829
                  current_state <= fetchA;</pre>
830
             when O_LD_F_X =>
831
                  cpu_state <= x"2F";</pre>
832
                  tmp_4 := cpu_REG(to_integer(unsigned( x )))( 3 downto 0 );
833
                  I <= hex_digits( to_integer(unsigned( tmp_4 )));</pre>
834
                  current_state <= fetchA;
835
             when O_LD_B_X =>
836
                  cpu_state <= x"30";
837
                  BCD_left <= cpu_REG(to_integer(unsigned( x )));</pre>
838
                  BCD_total <= "00000000";</pre>
                  current_state <= BCD_hundreds;</pre>
840
             when BCD_hundreds =>
                  cpu_state <= x"31";</pre>
842
                  if ( BCD_left < "01100100" ) then -- if < 100
                       memAddress <= I;
844
                       tmp_mem_write <= '1';</pre>
845
                       mem_hold <= '0';</pre>
846
                       mem_ret_state <= BCD_tens;</pre>
847
                       memWrite <= BCD_total;</pre>
848
```

```
BCD_total <= "00000000";
849
                      current_state <= memA;</pre>
850
                  else
                      BCD_left <= BCD_left - "01100100"; -- BCD_left -= 100
852
                      BCD_total <= BCD_total + "00000001"; -- total++
                  end if:
854
             when BCD_tens =>
855
                  cpu_state <= x"32";
856
                  if ( BCD_left < "00001010" ) then -- if < 10
                      memAddress <= I + "00000000001";
858
                      mem_ret_state <= BCD_ones;</pre>
                      memWrite <= BCD_total;</pre>
860
                      BCD_total <= "00000000";</pre>
861
                      current_state <= memA;</pre>
862
                  else
                      BCD_left <= BCD_left - "00001010"; -- BCD_left -= 10
864
                      BCD_total <= BCD_total + "00000001"; -- total++
865
                  end if;
             when BCD_ones =>
867
                  cpu_state <= x"33";</pre>
868
                  if ( BCD_left = "000000000" ) then
869
                      memAddress <= I + "000000000010";
                      mem_ret_state <= fetchA;</pre>
871
                      memWrite <= BCD_total;</pre>
                      BCD_total <= "00000000";</pre>
873
                      current_state <= memA;</pre>
                  else
875
                      BCD_left <= BCD_left - "00000001"; -- BCD_left -= 1
876
                      BCD_total <= BCD_total + "00000001"; -- total++
877
                  end if;
             when O_LD_I_X =>
879
                  cpu_state \le x"34";
880
                 memAddress <= I + ( "0000000" & x );
881
                  tmp_mem_write <= '1';</pre>
                 mem_hold <= '0';</pre>
883
                 memWrite <= cpu_REG(to_integer(unsigned( x )));</pre>
884
                  x \le x - "0001";
                  current_state <= memA;</pre>
886
                  if ( x = "0000" ) then
                      mem_ret_state <= fetchA;</pre>
888
                  else
                      mem_ret_state <= O_LD_I_X;</pre>
890
                  end if;
             when O_LD_X_I =>
892
                  cpu_state <= x"35";</pre>
                  reg_copy_num <= "0000";
894
                 multi_address <= I + "00000000001";
895
                 memAddress <= I;
896
                  tmp_mem_write <= '0';</pre>
897
                  mem_hold <= '0';</pre>
898
```

```
mem_ret_state <= pull_reg;</pre>
899
                   current_state <= memA;</pre>
900
              when pull_reg =>
901
                   cpu_state <= x"36";</pre>
902
                   cpu_REG( to_integer( unsigned ( reg_copy_num ) ) > <= mem_ret_data;</pre>
903
                  memAddress <= multi_address;</pre>
904
                  multi_address <= multi_address + "00000000001";</pre>
905
                  reg_copy_num <= reg_copy_num + "0001";</pre>
906
                   if (reg_copy_num = x) then
                       current_state <= fetchA;</pre>
908
                   else
                       mem_ret_state <= pull_reg;</pre>
910
                       current_state <= memA;</pre>
911
                   end if;
912
              when others =>
913
                   cpu_state \le x"37";
914
                   tmp_err_code <= INVALID_OP;</pre>
915
                            current_state <= error;</pre>
916
                   end case;
917
              end if;
918
         end process;
919
    end Behavioral;
920
```

6.3 Memory Controller

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use ieee.std_logic_unsigned.all;
   use ieee.numeric_std.all;
   entity mem_controller is
       Port ( memAddress : in STD_LOGIC_VECTOR (35 downto 0);
              dataIn : in STD_LOGIC_VECTOR (23 downto 0);
              dataOut : out STD_LOGIC_VECTOR (23 downto 0);
              valid : in STD_LOGIC_VECTOR (2 downto 0);
10
              done : out STD_LOGIC_VECTOR (2 downto 0);
11
              write : in STD_LOGIC_VECTOR (2 downto 0);
              hold: in STD_LOGIC_VECTOR (2 downto 0);
13
              gameSelect : in STD_LOGIC_VECTOR (3 downto 0);
14
              gameSelected : out STD_LOGIC_VECTOR (3 downto 0);
15
              mapped_out : out STD_LOGIC_VECTOR( 7 downto 0 );
16
              mem_state : out STD_LOGIC_VECTOR( 7 downto 0 );
17
              debug_read_data : out STD_LOGIC_VECTOR( 7 downto 0 );
18
              sys_reset : out STD_LOGIC;
19
              cpu_reset : out STD_LOGIC;
20
              active : out STD_LOGIC;
21
              step : in STD_LOGIC;
22
              clk, reset : in STD_LOGIC );
   end mem_controller;
24
25
   architecture Behavioral of mem_controller is
26
       signal s_address : STD_LOGIC_VECTOR (16 downto 0);
27
       signal s_clock : STD_LOGIC;
28
       signal s_we : STD_LOGIC;
       signal s_dataIn : STD_LOGIC_VECTOR (7 downto 0);
30
       signal s_dataOut : STD_LOGIC_VECTOR (7 downto 0);
       component mem_mod
33
           port( address : in STD_LOGIC_VECTOR (12 downto 0);
34
                 clock : in STD_LOGIC;
                 we : in STD_LOGIC;
                 dataIn : in STD_LOGIC_VECTOR (7 downto 0);
37
                 dataOut : out STD_LOGIC_VECTOR (7 downto 0));
       end component;
       signal s_mem_clock : STD_LOGIC;
41
       signal s_mem_we : STD_LOGIC;
       signal s_mem_dataOut : STD_LOGIC_VECTOR (7 downto 0);
43
       component game_rom
45
           port( address : in STD_LOGIC_VECTOR (15 downto 0);
46
                 clock : in STD_LOGIC;
47
                 we : in STD_LOGIC;
48
```

```
dataIn : in STD_LOGIC_VECTOR (7 downto 0);
49
                 dataOut : out STD_LOGIC_VECTOR (7 downto 0));
50
       end component;
51
       signal s_rom_clock : STD_LOGIC;
       signal s_rom_we : STD_LOGIC;
54
       signal s_rom_dataOut : STD_LOGIC_VECTOR (7 downto 0);
56
       type memState is (initA, initB, initC, waiting, ownedWaiting, copy_key_map,
                           copy_init_low, copy_init_high, copy_read, copy_write,
58
                           normMemAccess, memAccess, memClock, memGet,
                           normMemGet, raiseDone, waitFinish, pad1, pad2 );
60
       signal currentGame : STD_LOGIC_VECTOR (3 downto 0);
62
       signal owner : STD_LOGIC_VECTOR (2 downto 0);
       signal current_state, memReturn, copy_return : memState;
64
65
       signal copy_start : STD_LOGIC_VECTOR (16 downto 0);
       signal copy_end : STD_LOGIC_VECTOR (16 downto 0);
       signal copy_to : STD_LOGIC_VECTOR (16 downto 0);
69
       signal step_active : STD_LOGIC;
       signal init_times : STD_LOGIC_VECTOR (7 downto 0);
   begin
73
       MEM : mem_mod
           port map ( address => s_address( 12 downto 0 ),
75
                       clock => s_mem_clock,
                       we => s_mem_we,
77
                       dataIn => s_dataIn,
                       dataOut => s_mem_dataOut);
       ROM : game_rom
81
          port map ( address => s_address( 15 downto 0 ),
                      clock => s_rom_clock,
83
                      we => s_rom_we,
84
                      dataIn => s_dataIn,
                      dataOut => s_rom_dataOut);
       gameSelected <= currentGame;</pre>
88
       process( clk, reset )
           variable cur_address : STD_LOGIC_VECTOR (11 downto 0);
           variable data : STD_LOGIC_VECTOR (7 downto 0);
92
           variable dataA : STD_LOGIC_VECTOR (7 downto 0);
       begin
94
           if (reset = '1') then
95
               current_state <= initA;
96
               sys_reset <= '1';
97
               -- cpu_reset <= '1'; -- simulation
98
```

```
cpu_reset <= '0'; -- board</pre>
99
                  init_times <= x"00";</pre>
100
                  mapped_out <= x"AA";</pre>
101
                  active <= '0';</pre>
102
             elsif (rising_edge(clk)) then
103
                  current_state <= current_state;</pre>
104
                  case current_state is
105
                       when initA =>
106
                            mem_state <= x"01";</pre>
                            active <= '1';
108
                            done <= "000";
                            current_state <= initB;</pre>
110
                            s_address <= "00000000000000000";
111
                            s_clock <= '0';
112
                            s_we <= '0';
113
                            s_dataIn <= "00000000";
114
115
                            s_mem_clock <= '0';</pre>
116
                            s_mem_we \ll 0';
117
118
                            s_rom_clock <= '0';
119
                            s_rom_we <= '0';
121
                            step_active <= '0';
122
123
                            init_times <= init_times + x"01";</pre>
124
                            mapped_out <= init_times;</pre>
125
                       when initB =>
126
                            mem_state \le x"02";
127
                            currentGame <= gameSelect;</pre>
128
                            current_state <= copy_init_low;</pre>
129
                            dataOut <= x"000000";
130
                       when copy_init_low =>
131
                            mem_state \le x"03";
132
                            copy_start <= '1' & x"0000";
133
                            copy_end <= '1' & x"01FF";
134
                            copy_to <= '1' & x"1000";
135
                            copy_return <= copy_key_map;</pre>
136
                            current_state <= copy_read;</pre>
137
                            --step_active <= '1'; -- for debugging memory early
138
                       when copy_key_map =>
                            copy_start <= '0' & currentGame & x"080";</pre>
140
                            copy_end <= '0' & currentGame & x"087";</pre>
141
                            copy_to <= '1' & x"1080";
142
                            copy_return <= copy_init_high;</pre>
143
                            current_state <= copy_read;</pre>
144
                       when copy_init_high =>
145
                            mem_state \le x"04";
146
                            copy_start <= '0' & currentGame & x"200";</pre>
147
                            copy_end <= '0' & currentGame & x"FFF";</pre>
148
```

```
copy_to <= '1' & x"1200";
149
                            copy_return <= initC;</pre>
150
                            current_state <= copy_read;</pre>
151
                            --step_active <= '1'; -- for debugging rom early
152
                       when copy_read =>
153
                            mem_state \le x"05";
154
                            s_address <= copy_start;</pre>
155
                            s_we <= '0';
156
                            memReturn <= copy_write;</pre>
157
                            current_state <= memAccess;</pre>
158
                       when copy_write =>
159
                            mem_state \le x"06";
160
                            s_address <= copy_to;</pre>
161
                            s_dataIn <= s_dataOut;</pre>
162
                            s_we <= '1';
163
164
                            copy_start <= copy_start + ( '0' & x"0001");</pre>
165
                            copy_to <= copy_to + ( '0' & x"0001");
166
167
                            current_state <= memAccess;</pre>
168
                            if (copy_start = copy_end) then
169
                                memReturn <= copy_return;</pre>
                            else
171
                                memReturn <= copy_read;</pre>
172
                            end if;
173
                       when initC =>
174
                            mem_state \le x"07";
175
                            owner <= "000";
176
                            current_state <= waiting;</pre>
177
                            sys_reset <= '0';
178
                            -- cpu_reset <= '0'; -- simulation
179
                            cpu_reset <= '1'; -- board</pre>
180
                            -- step_active <= '1'; -- for debugging normal memory
181
                       when waiting =>
182
                            mem_state <= x"08";</pre>
183
                            if (valid(0) = '1') then
184
                                 owner <= "001";
185
                                 current_state <= normMemAccess;</pre>
186
                            elsif (valid(1) = '1') then
187
                                 owner <= "010";
188
                                 current_state <= normMemAccess;</pre>
                            elsif (valid(2) = 1') then
190
                                 owner <= "100";
191
                                 current_state <= normMemAccess;</pre>
192
                            end if;
193
                       when ownedWaiting =>
194
                            mem_state \le x"09";
195
                            if ( ( owner and hold ) = "000" ) then
196
                                 owner <= "000":
197
                                 current_state <= waiting;</pre>
198
```

```
elsif ( ( owner and valid ) = owner ) then
199
                                 current_state <= normMemAccess;</pre>
200
                            end if;
                       when normMemAccess =>
202
                            mem_state <= x"0A";</pre>
203
                            if (owner = "001") then
204
                                 s_address <= '1' & "0001" & memAddress( 11 downto 0 );</pre>
205
                                 s_dataIn <= dataIn( 7 downto 0 );</pre>
206
                                 s_we <= write(0);</pre>
                            elsif ( owner = "010" ) then
208
                                 s_address <= '1' & "0001" & memAddress( 23 downto 12 );
                                 s_dataIn <= dataIn( 15 downto 8 );</pre>
210
                                 s_we <= write(1);</pre>
211
                            elsif (owner = "100") then
212
                                 s_address <= '1' & "0001" & memAddress( 35 downto 24 );
213
                                 s_dataIn <= dataIn( 23 downto 16 );</pre>
214
                                 s_we <= write(2);</pre>
215
                            end if;
216
217
                            memReturn <= normMemGet;</pre>
218
                            current_state <= memAccess;</pre>
219
                       when memAccess =>
                            mem state <= x"0B";</pre>
221
                            if (s_address(16) = '1') then
222
                                 s_mem_clock <= '0';</pre>
223
                                 s_mem_we <= s_we;</pre>
224
                                 if ( ( s address ( 15 downto 0 ) = x"11FF" )
225
                                                     and (s_we = '1')) then
226
                                      mapped_out <= s_dataIn;</pre>
227
                                 end if;
228
                            else
229
                                 s_rom_clock <= '0';
230
                                 s_rom_we <= s_we;</pre>
231
                            end if;
232
233
                            current_state <= memClock;</pre>
234
                       when memClock =>
                            mem state <= x"0C";
236
                            if (s_address(16) = '1') then
237
                                 s_mem_clock <= '1';
238
                            else
                                 s_rom_clock <= '1';</pre>
240
                            end if;
241
242
                            current_state <= memGet;</pre>
243
                       when memGet =>
244
                            mem_state <= x"OD";</pre>
245
                            if (s_address(16) = '1') then
246
                                 s_dataOut <= s_mem_dataOut;</pre>
247
                                 debug_read_data <= s_mem_dataOut;</pre>
248
```

```
else
249
                                 s_dataOut <= s_rom_dataOut;</pre>
250
                                 debug_read_data <= s_rom_dataOut;</pre>
                             end if;
252
253
                             if ( step_active = '1' ) then
254
                                 current_state <= pad1;</pre>
                             else
256
                                 current_state <= memReturn;</pre>
                             end if;
258
                       when pad1 =>
259
                             if ( step_active = '1' and step = '0' ) then
260
                                 current_state <= pad1;</pre>
261
                             else
262
                                 current_state <= pad2;</pre>
263
                             end if;
264
                       when pad2 =>
265
                             if ( step_active = '1' and step = '1' ) then
                                 current_state <= pad2;</pre>
267
                            else
268
                                 current_state <= memReturn;</pre>
269
                             end if;
                       when normMemGet =>
271
                            mem_state <= x"0E";</pre>
272
                             if ( owner = "001" ) then
273
                                 dataOut( 7 downto 0 ) <= s_dataOut;</pre>
274
                             elsif ( owner = "010" ) then
275
                                 dataOut( 15 downto 8 ) <= s_dataOut;</pre>
276
                             elsif (owner = "100") then
277
                                 dataOut( 23 downto 16 ) <= s_dataOut;</pre>
278
                             end if;
279
280
                             current_state <= raiseDone;</pre>
281
                       when raiseDone =>
282
                            mem_state \le x"0F";
283
                            done <= owner;</pre>
284
                            current_state <= waitFinish;</pre>
                       when waitFinish =>
286
                            mem_state <= x"10";</pre>
287
                             if ( ( owner and valid ) = "000") then
288
                                 done <= "000";
                                 if ( ( owner and hold ) = owner ) then
290
                                      current_state <= ownedWaiting;</pre>
291
                                 else
292
                                      owner <= "000";
293
                                      current_state <= waiting;</pre>
294
                                 end if;
295
                             end if;
296
                       when others =>
297
                            mapped_out <= x"0F";</pre>
298
```

```
end case;
end if;
end process;

end process;

end process;
```

6.4 VGA CONTROLLER

```
-- Adapted from Albert Fazakas who adapted from Alec Wyen and Mihaita Nagy
   -- VGA controller sample demo
   -- Copyright 2014 Digilent, Inc.
   library IEEE;
5
   use IEEE.STD_LOGIC_1164.ALL;
   use ieee.numeric_std.all;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity vga_controller is
10
       Port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
11
              memWrite : out STD_LOGIC_VECTOR (7 downto 0);
12
              memAddress : out STD_LOGIC_VECTOR (11 downto 0);
13
              mem_valid : out STD_LOGIC;
14
              mem_write : out STD_LOGIC;
15
              mem_hold : out STD_LOGIC;
16
              mem_done : in STD_LOGIC;
17
              active : out STD_LOGIC;
18
              clk : in STD_LOGIC;
19
              sys_clk : in STD_LOGIC;
20
              reset : in STD_LOGIC;
21
              sys_reset : in STD_LOGIC;
22
              VGA_HS_O : out STD_LOGIC;
24
              VGA_VS_O : out STD_LOGIC;
25
                          : out STD_LOGIC_VECTOR (3 downto 0);
              VGA_RED_O
26
              VGA_GREEN_O : out
                                   STD_LOGIC_VECTOR (3 downto 0);
27
                                   STD_LOGIC_VECTOR (3 downto 0)
              VGA_BLUE_O : out
28
29
              );
30
   end vga_controller;
31
32
   architecture Behavioral of vga_controller is
33
34
   signal requestLine : STD_LOGIC_VECTOR (7 downto 0);
35
   signal previousRequestBuffer : STD_LOGIC_VECTOR( 0 downto 0 );
   signal requestBuffer : STD_LOGIC_VECTOR( 0 downto 0 ) := "0";
37
   type VBUFF is array( 1 downto 0 ) of STD_LOGIC_VECTOR (63 downto 0);
39
   signal vga_VBUFF : VBUFF := (others => '0');
40
41
43
   -- Constants for various VGA Resolutions
45
46
47
   --***640x480@60Hz***--
```

```
constant FRAME_WIDTH : natural := 640;
   constant FRAME_HEIGHT : natural := 480;
50
51
   constant H_FP : natural := 16; --H front porch width (pixels)
52
   constant H_PW : natural := 96; -- H sync pulse width (pixels)
   constant H_MAX : natural := 800; --H total period (pixels)
54
   constant V_FP: natural := 10; -- V front porch width (lines)
56
   constant V_PW : natural := 2; --V sync pulse width (lines)
   constant V_MAX : natural := 525; --V total period (lines)
58
59
   constant H_POL : std_logic := '0';
60
   constant V_POL : std_logic := '0';
62
63
64
65
   -- Signal Declarations
66
67
68
69
70
71
   -- VGA Controller specific signals: Counters, Sync, R, G, B
73
74
75
   -- Pixel clock, in this case 25 MHz
76
   signal pxl_clk : std_logic := '0';
77
78
   -- Horizontal and Vertical counters
79
   signal h_cntr_reg : std_logic_vector(11 downto 0) := (others =>'0');
   signal v_cntr_reg : std_logic_vector(11 downto 0) := (others =>'0');
81
   -- Pipe Horizontal and Vertical Counters
83
   signal h_cntr_reg_dly : std_logic_vector(11 downto 0) := (others => '0');
84
   signal v_cntr_reg_dly : std_logic_vector(11 downto 0) := (others => '0');
85
   -- Horizontal and Vertical Sync
   signal h_sync_reg : std_logic := not(H_POL);
88
   signal v_sync_reg : std_logic := not(V_POL);
   -- Pipe Horizontal and Vertical Sync
   signal h_sync_reg_dly : std_logic := not(H_POL);
   signal v_sync_reg_dly : std_logic := not(V_POL);
92
   -- VGA R, G and B signals coming from the main multiplexers
94
   signal vga_red_cmb : std_logic_vector(3 downto 0);
   signal vga_green_cmb : std_logic_vector(3 downto 0);
96
   signal vga_blue_cmb : std_logic_vector(3 downto 0);
97
   -- The main VGA R, G and B signals, validated by active
```

```
: std_logic_vector(3 downto 0);
   signal vga_red
   signal vga_green
                       : std_logic_vector(3 downto 0);
100
   signal vga_blue
                        : std_logic_vector(3 downto 0);
101
102
                            : std_logic_vector(3 downto 0);
    signal vga_red_reg
103
    signal vga_green_reg : std_logic_vector(3 downto 0);
104
                           : std_logic_vector(3 downto 0);
    signal vga_blue_reg
105
106
    signal tmp_mem_write : std_logic;
107
    signal mem_ret_data : std_logic_vector(7 downto 0);
108
109
    signal mhz50 : std_logic := '0';
110
111
    type state is ( waiting, get0, get1, get2, get3,
112
                      get4, get5, get6, get7, memA, memB);
113
    signal mem_ret_state, current_state : state;
114
115
   begin
116
117
   mem_write <= tmp_mem_write;</pre>
118
119
        process( sys_clk, sys_reset )
        begin
121
             if( sys_reset = '1' ) then
                 active <= '0';
123
                 memWrite <= ( others => '0' );
124
                 memAddress <= ( others => '0' );
125
                 mem_valid <= '0';</pre>
126
                 tmp_mem_write <= '0';</pre>
127
                 mem_hold <= '0';</pre>
128
                 current_state <= waiting;</pre>
129
                 mem_ret_state <= waiting;</pre>
130
             elsif (rising_edge(sys_clk)) then
131
               current_state <= current_state;</pre>
132
               case current_state is
133
               when waiting =>
134
               if( previousRequestBuffer /= requestBuffer ) then
135
                       previousRequestBuffer <= requestBuffer;</pre>
136
                       memAddress <= x"F" & requestLine( 4 downto 0 ) & "000";
137
                       tmp_mem_write <= '0';</pre>
138
                       mem_hold <= '1';</pre>
                       mem_ret_state <= get0;</pre>
140
                       current_state <= memA;</pre>
141
                  end if;
142
              when get0 =>
143
                  vga_VBUFF(to_integer(unsigned (requestBuffer)))(7 downto 0)
144
                                                                            <= mem_ret_data;
145
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "001";
146
                  mem_ret_state <= get1;</pre>
147
                  current_state <= memA;</pre>
148
```

```
when get1 =>
149
                  vga_VBUFF(to_integer(unsigned (requestBuffer)))(15 downto 8)
150
                                                                            <= mem_ret_data;
151
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "010";</pre>
152
                  mem_ret_state <= get2;</pre>
                  current_state <= memA;</pre>
154
              when get2 =>
155
                  vga_VBUFF(to_integer(unsigned (requestBuffer)))(23 downto 16)
156
                                                                               <= mem_ret_data;
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "011";</pre>
158
                  mem_ret_state <= get3;</pre>
159
                  current_state <= memA;</pre>
160
              when get3 =>
161
                  vga_VBUFF(to_integer(unsigned (requestBuffer)))(31 downto 24)
162
                                                                               <= mem_ret_data;</pre>
163
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "100";
164
                  mem_ret_state <= get4;</pre>
165
                  current_state <= memA;</pre>
166
              when get4 =>
167
                  vga_VBUFF(to_integer( unsigned ( requestBuffer ) ))( 39 downto 32 )
168
                                                                               <= mem_ret_data;</pre>
169
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "101";</pre>
                  mem_ret_state <= get5;</pre>
171
                  current_state <= memA;</pre>
              when get5 =>
173
                  vga_VBUFF(to_integer( unsigned ( requestBuffer ) ))( 47 downto 40 )
                                                                               <= mem_ret_data;</pre>
175
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "110";
176
                  mem_ret_state <= get6;</pre>
177
                  current_state <= memA;</pre>
178
              when get6 =>
179
                  vga_VBUFF(to_integer( unsigned ( requestBuffer ) ))( 55 downto 48 )
180
                                                                              <= mem_ret_data;
181
                  memAddress <= x"F" & requestLine( 4 downto 0 ) & "111";</pre>
182
                  mem_ret_state <= get7;</pre>
183
                  current_state <= memA;</pre>
184
              when get7 =>
185
                  vga_VBUFF(to_integer(unsigned (requestBuffer)))(63 downto 56)
186
                                                                              <= mem_ret_data;
187
                  mem_hold <= '0';</pre>
188
                  current_state <= waiting;</pre>
              when memA =>
190
                   if ( mem_done = '0' ) then
                       mem_valid <= '1';</pre>
192
                       current_state <= memB;</pre>
193
                  end if:
194
              when memB =>
195
                   if ( mem_done = '1' ) then
196
                       if (tmp_mem_write = '0') then
197
                            mem_ret_data <= memRead;</pre>
198
```

```
end if;
199
200
                        mem_valid <= '0';</pre>
                        current_state <= mem_ret_state;</pre>
202
                   end if;
203
           nd case;
204
             end if;
205
         end process;
206
208
    process( clk )
209
    begin
210
         if( rising_edge( clk )) then
211
             mhz50 \le not mhz50;
212
        end if;
213
    end process;
214
215
    process( mhz50 )
216
    begin
217
         if( rising_edge( mhz50 )) then
218
             pxl_clk <= not pxl_clk;</pre>
219
         end if;
    end process;
221
222
223
224
225
    -- Generate Horizontal, Vertical counters and the Sync signals
226
227
228
      -- Horizontal counter
229
      process (pxl_clk)
230
      begin
231
         if (rising_edge(pxl_clk)) then
232
           if (h_cntr_reg = (H_MAX - 1)) then
233
             h_cntr_reg <= (others =>'0');
234
           else
             h_cntr_reg <= h_cntr_reg + 1;</pre>
236
           end if;
237
        end if;
238
      end process;
      -- Vertical counter
240
      process (pxl_clk)
241
      begin
242
         if (rising_edge(pxl_clk)) then
243
           if ((h_cntr_reg = (H_MAX - 1)) and (v_cntr_reg = (V_MAX - 1))) then
244
             v_cntr_reg <= (others =>'0');
245
           elsif (h_cntr_reg = (H_MAX - 1)) then
246
             v_cntr_reg <= v_cntr_reg + 1;</pre>
247
           end if;
248
```

```
end if;
249
      end process;
250
      -- Horizontal sync
     process (pxl_clk)
252
     begin
253
        if (rising_edge(pxl_clk)) then
254
          if (h_cntr_reg >= (H_FP + FRAME_WIDTH - 1)) and
               (h_cntr_reg < (H_FP + FRAME_WIDTH + H_PW - 1)) then
256
            h_sync_reg <= H_POL;
          else
258
            h_sync_reg <= not(H_POL);
          end if;
260
        end if;
261
      end process;
262
      -- Vertical sync
      process (pxl_clk)
264
     begin
265
        if (rising_edge(pxl_clk)) then
          if (v_cntr_reg >= (V_FP + FRAME_HEIGHT - 1)) and
267
            (v_cntr_reg < (V_FP + FRAME_HEIGHT + V_PW - 1)) then
268
            v_sync_reg <= V_POL;</pre>
269
          else
            v_sync_reg <= not(V_POL);</pre>
271
          end if;
        end if;
273
      end process;
275
276
     process( pxl_clk )
277
        variable xspot : std_logic_vector(11 downto 0);
        variable yspot : std_logic_vector(11 downto 0);
279
        variable which_buf : std_logic_vector( 0 downto 0 );
280
     begin
281
        which_buf := not requestBuffer;
282
        vga_red <= "0000";
283
        vga_blue <= "0000";</pre>
284
        vga_green <= "0000";</pre>
        if (rising_edge(pxl_clk)) then
286
            if (h_cntr_reg >= (H_FP + 64)) and
287
                            (h_cntr_reg < (H_FP + FRAME_WIDTH - 64) ) then
288
                 if (v_{cntr_reg} >= (V_{FP} + 112)) and
                            (v_cntr_reg < (V_FP + FRAME_HEIGHT - 112)) then
290
                     xspot := h_cntr_reg - (H_FP + 64);
                     yspot := v_cntr_reg - (V_FP + 112);
292
                     if( (xspot = x"000") and (yspot(2 downto 0) = "000")) then
                         requestBuffer <= which_buf;
294
                         which_buf := not which_buf;
295
                         yspot := "0000000" \& yspot(7 downto 3);
296
                         yspot := yspot + 1;
297
                         requestLine <= "000" & yspot( 4 downto 0 );
298
```

```
end if;
299
300
                       if( vga_VBUFF( to_integer( unsigned ( which_buf ) ))
301
                          ( to_integer( unsigned ( xspot( 11 downto 3 ) ) ) = '1' ) then
302
                             vga_green <= "1111";</pre>
303
                        end if;
304
                  end if;
305
              end if;
306
         end if;
307
      end process;
308
309
     vga_red_cmb <= vga_red;</pre>
310
     vga_green_cmb <= vga_green;</pre>
311
     vga_blue_cmb <= vga_blue;</pre>
312
313
314
     -- Register Outputs
315
      process (pxl_clk)
316
      begin
317
         if (rising_edge(pxl_clk)) then
318
319
           v_sync_reg_dly <= v_sync_reg;</pre>
           h_sync_reg_dly <= h_sync_reg;
321
           vga_red_reg
                             <= vga_red_cmb;</pre>
322
           vga_green_reg <= vga_green_cmb;</pre>
323
           vga_blue_reg
                             <= vga_blue_cmb;</pre>
324
         end if;
325
      end process;
326
327
       -- Assign outputs
328
      VGA_HS_O
                      <= h_sync_reg_dly;</pre>
329
      VGA_VS_O
                      <= v_sync_reg_dly;</pre>
330
      VGA_RED_O
                      <= vga_red_reg;</pre>
331
      VGA_GREEN_O
                      <= vga_green_reg;</pre>
332
                      <= vga_blue_reg;
      VGA_BLUE_O
333
334
    end Behavioral;
```

6.5 TIME KEEPER

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity time_keeper is
5
       Port ( memRead : in STD_LOGIC_VECTOR (7 downto 0);
              memWrite : out STD_LOGIC_VECTOR (7 downto 0);
              memAddress : out STD_LOGIC_VECTOR (11 downto 0);
              mem_valid : out STD_LOGIC;
              mem_write : out STD_LOGIC;
10
              mem_hold : out STD_LOGIC;
11
              mem_done : in STD_LOGIC;
12
              clk : in STD_LOGIC;
13
              reset : in STD_LOGIC;
14
              heart_beat : out STD_LOGIC;
15
              buzz : out STD_LOGIC );
16
   end time_keeper;
17
18
   architecture Behavioral of time_keeper is
19
       constant DT_ADDRESS
                             : std_logic_vector(11 downto 0):= "00000000000";
20
       constant ST_ADDRESS : std_logic_vector(11 downto 0):= "00000000001";
21
22
       type state is ( init, count, update, writeDT, readST, writeST, memA, memB );
       signal current_state : state;
24
       signal counter60hz : std_logic_vector( 23 downto 0 );
25
       -- close enough, only lets us know the timer is running about
26
                at the correct speed.
       signal counter1hz : std_logic_vector( 6 downto 0 );
28
       signal mem_ret_state : state;
30
       signal tmp_mem_write : STD_LOGIC;
31
       signal mem_ret_data : STD_LOGIC_VECTOR (7 downto 0);
32
   begin
33
       heart_beat <= counter1hz(6); -- for chip
34
       -- heart_beat <= counter1hz(0); -- for simulation
35
       mem_write <= tmp_mem_write;</pre>
37
       process( clk, reset )
           variable tmp_count : std_logic_vector( 23 downto 0 );
           variable tmp_8 : std_logic_vector( 7 downto 0 );
       begin
41
           if (reset = '1') then
                current_state <= init;</pre>
43
               memWrite <= ( others => '0' );
                memAddress <= ( others => '0' );
45
               mem_valid <= '0';</pre>
46
                tmp_mem_write <= '0';</pre>
47
               mem_hold <= '0';</pre>
48
```

```
buzz <= '0';
49
                counter1hz <= "1000000";
50
            elsif (rising_edge(clk)) then
51
                current_state <= current_state;</pre>
52
                case current_state is
                     when init =>
54
                         counter60hz <= ( others => '0' );
                         current_state <= count;</pre>
56
                     when count =>
                         mem_hold <= '0';</pre>
58
                         tmp_count := counter60hz;
                         tmp_count := tmp_count + 1;
60
                         if ( tmp\_count = "00000001101010101010101010" ) then -- for board divider
                         --if( tmp_count = "0001101010101010101010") then -- for board
62
                         current_state <= update;</pre>
64
                             tmp_count := ( others => '0' );
65
                             counter1hz <= counter1hz + 1;</pre>
                         end if;
67
                         counter60hz <= tmp_count;</pre>
69
                     when update =>
70
                         memAddress <= DT_ADDRESS;</pre>
71
                         tmp_mem_write <= '0';</pre>
                         mem_hold <= '1';</pre>
73
                         mem_ret_state <= writeDT;</pre>
                         current_state <= memA;
75
                     when writeDT =>
76
                         tmp_8 := mem_ret_data;
77
                         if (tmp_8 /= "00000000") then
                             tmp_8 := tmp_8 - "00000001";
                         end if;
80
81
                         memAddress <= DT_ADDRESS;</pre>
                         tmp_mem_write <= '1';</pre>
83
                         mem_ret_state <= readST;</pre>
84
                         memWrite <= tmp_8;</pre>
                         current_state <= memA;</pre>
86
                     when readST =>
                         memAddress <= ST_ADDRESS;</pre>
88
                         tmp_mem_write <= '0';</pre>
                         mem_ret_state <= writeST;</pre>
                         current_state <= memA;</pre>
                     when writeST =>
92
                         tmp_8 := mem_ret_data;
                         if ( tmp_8 /= "00000000" ) then
94
                             tmp_8 := tmp_8 - "00000001";
95
                             buzz <= '1';
96
                         else
97
                             buzz <= '0';
98
```

```
end if;
99
100
                             memAddress <= ST_ADDRESS;</pre>
101
                             tmp_mem_write <= '1';</pre>
102
                             mem_ret_state <= count;</pre>
103
                             memWrite <= tmp_8;</pre>
104
                             current_state <= memA;</pre>
105
                        when memA =>
106
                             if (mem\_done = '0') then
                                  mem_valid <= '1';</pre>
108
                                  current_state <= memB;</pre>
109
                              end if;
110
                        when memB =>
111
                              if (mem\_done = '1') then
112
                                   if ( tmp_mem_write = '0' ) then
113
                                       mem_ret_data <= memRead;</pre>
114
                                   end if;
115
116
                                  mem_valid <= '0';</pre>
117
                                   current_state <= mem_ret_state;</pre>
118
                             end if;
119
                   end case;
120
              end if;
121
         end process;
122
    end Behavioral;
123
```

6.6 RAM

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
   entity mem_mod is
5
       Port ( address : in STD_LOGIC_VECTOR (12 downto 0);
               clock : in STD_LOGIC;
               we : in STD_LOGIC;
               dataIn : in STD_LOGIC_VECTOR (7 downto 0);
               dataOut : out STD_LOGIC_VECTOR (7 downto 0));
10
   end mem_mod;
11
12
   architecture Behavioral of mem_mod is
13
       type RAM is array ( (2 * 4096) - 1 downto 0 ) of std_logic_vector( 7 downto 0 );
14
15
       signal sys_RAM : RAM := (
16
                                     0 \Rightarrow x''00'', 1 \Rightarrow x''00'', -- set DT and ST to 0
17
                                     511 => "10101010"
                                                                     -- memory mapped port
18
                                      2 => "11110000",
                                                          22 => "10010000",
                                                                             42 => "11110000".
19
                                      3 => "10010000",
                                                         23 => "10010000",
                                                                              43 => "10010000",
20
                                      4 =  "10010000",
                                                          24 => "11110000",
                                                                              44 => "11110000".
21
                                                          25 => "00010000",
                                       5 => "10010000".
                                                                              45 => "10010000"
22
                                      6 \Rightarrow "11110000",
                                                          26 => "00010000",
                                                                              46 => "11110000",
                                      7 => "00100000".
                                                          27 => "11110000",
                                                                              47 => "11110000".
24
                                      8 = 01100000",
                                                          28 => "10000000",
                                                                              48 => "10010000",
                                      9 => "00100000"
                                                          29 => "11110000",
                                                                              49 => "11110000".
26
                                     10 => "00100000"
                                                          30 = 00010000",
                                                                              50 => "00010000"
27
                                     11 => "01110000",
                                                          31 => "11110000",
                                                                              51 => "11110000",
28
                                     12 => "11110000",
                                                          32 => "11110000",
                                                                              52 => "11110000"
                                     13 => "00010000"
                                                          33 => "10000000",
                                                                              53 => "10010000"
30
                                     14 => "11110000",
                                                          34 => "11110000",
                                                                              54 => "11110000",
                                     15 => "10000000",
                                                                              55 => "10010000"
                                                          35 = "10010000",
32
                                     16 => "11110000"
                                                          36 => "11110000",
                                                                              56 => "10010000"
33
                                                          37 => "11110000",
                                     17 => "11110000"
                                                                              57 => "11100000"
34
                                     18 => "00010000",
                                                          38 => "00010000",
                                                                              58 => "10010000"
35
                                     19 => "11110000",
                                                         39 => "00100000",
                                                                              59 => "11100000",
                                     20 => "00010000".
                                                         40 \Rightarrow "01000000"
                                                                              60 =  10010000",
37
                                     21 => "11110000", 41 => "01000000",
                                                                              61 => "11100000",
39
                                     others => ( others => '0')
40
                                 );
41
       signal read_address : std_logic_vector( 12 downto 0 );
42
   begin
43
44
       process (clock)
45
       begin
46
           if (rising_edge(clock)) then
47
                if ( we = '1' ) then
48
```

62

63

64

65

66

68

70

71

72

73

74

75

76

77

78

79

80

81

```
sys_RAM( to_integer( unsigned( address ))) <= dataIn;
end if;

read_address <= address;
end if;
end process;

dataOut <= sys_RAM( to_integer( unsigned( read_address )));
end Behavioral;</pre>
```

6.7 Rom

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
3
   entity game_rom is
5
        Port ( address : in STD_LOGIC_VECTOR (15 downto 0);
                clock : in STD_LOGIC;
                we : in STD_LOGIC;
                dataIn : in STD_LOGIC_VECTOR (7 downto 0);
                dataOut : out STD_LOGIC_VECTOR (7 downto 0));
10
   end game_rom;
11
12
   architecture Behavioral of game_rom is
13
        type RAM is array ( (16 * 4096) - 1 downto 0) of std_logic_vector( 7 downto 0);
14
15
        signal sys_RAM : RAM := (
16
                 -- light travels left
17
                 (0 + 136) \Rightarrow x''00'', (0 + 137) \Rightarrow x''00'', -- delay
18
                 (0 + 138) => x''00'',
19
                 512 \Rightarrow x''66'', 513 \Rightarrow x''01'',
                                                  -- LD V6, 0x01
20
                 514 \Rightarrow x''61'', 515 \Rightarrow x''3C'',
                                                  --LDV1, 0x3C
21
                 516 => x"F1", 517 => x"15",
                                                   --LDDT, V1;
                                                                      ; loop
22
                 518 \Rightarrow x''86'', 519 \Rightarrow x''6E'',
                                                   -- SHL V6, V6
                 520 \Rightarrow x''4F'', 521 \Rightarrow x''01'',
                                                  -- SNE VF, 0x01
24
                 522 \Rightarrow x''66'', 523 \Rightarrow x''01'',
                                                  -- LD V6, 0x01
                 524 \Rightarrow x"80", 525 \Rightarrow x"60",
                                                   -- LD VO, V6
26
                 526 => x"A1", 527 => x"FF",
                                                   -- LD I, 0x1FF
27
                                                  -- LD [I], VO
                 528 \Rightarrow x"F0", 529 \Rightarrow x"55",
28
                 530 \Rightarrow x"F2", 531 \Rightarrow x"07",
                                                  -- LD V2, DT
                                                                     ; wait
                 532 \Rightarrow x"32", 533 \Rightarrow x"00",
                                                   -- SE V2, 0x00
30
                 534 \Rightarrow x"12", 535 \Rightarrow x"12",
                                                  -- JP wait
                 536 \Rightarrow x"12", 537 \Rightarrow x"04",
                                                  -- JP loop
32
33
                 -- light travels right
34
                 (4096 + 136) => x''00'', (4096 + 137) => x''00'', -- delay
35
                 (4096 + 138) => x"00",
                 (4096 + 512) => x"66", (4096 + 513) => x"80", -- LD V6, 0x80
37
                 (4096 + 514) => x"61", (4096 + 515) => x"3C",
                                                                        -- LD V1, 0x3C
                 (4096 + 516) => x"F1", (4096 + 517) => x"15",
                                                                        -- LD DT, V1;
                                                                                           ; loop
                 (4096 + 518) => x''86'', (4096 + 519) => x''66'',
                                                                        -- SHR V6, V6
                 (4096 + 520) => x"4F", (4096 + 521) => x"01",
                                                                        -- SNE VF, 0x01
41
                 (4096 + 522) => x''66'', (4096 + 523) => x''80'',
                                                                        -- LD V6, 0x80
                 (4096 + 524) => x"80", (4096 + 525) => x"60",
                                                                        -- LD VO, V6
43
                 (4096 + 526) => x"A1", (4096 + 527) => x"FF",
                                                                        -- LD I, 0x1FF
                 (4096 + 528) => x"F0", (4096 + 529) => x"55",
                                                                        -- LD [I], VO
45
                 (4096 + 530) => x"F2", (4096 + 531) => x"07",
                                                                        -- LD V2, DT
                                                                                           ; wait
46
                 (4096 + 532) => x"32", (4096 + 533) => x"00", -- SE V2, 0x00
47
                 (4096 + 534) \Rightarrow x"12", (4096 + 535) \Rightarrow x"12",
                                                                       -- JP wait
48
```

```
(4096 + 536) => x"12", (4096 + 537) => x"04", -- JP loop
49
50
                -- random lights
51
                (8192 + 136) => x''00'', (8192 + 137) => x''00'', -- delay
52
                (8192 + 138) => x''00'',
                (8192 + 512) => x"61", (8192 + 513) => x"3C",
                                                                  -- LD V1, 0x3C
54
                (8192 + 514) => x"F1", (8192 + 515) => x"15", -- LD DT, V1; ; loop
                (8192 + 516) = x"CO", (8192 + 517) = x"FF", -- RND VO, FF
56
                (8192 + 518) => x"A1", (8192 + 519) => x"FF", -- LD I, 0x1FF
                (8192 + 520) => x"F0", (8192 + 521) => x"55",
                                                                 -- LD [I], VO
58
                (8192 + 522) => x"F2", (8192 + 523) => x"07",
                                                                  -- LD V2, DT ; wait
                (8192 + 524) => x"32", (8192 + 525) => x"00", -- SE V2, 0x00
60
                (8192 + 526) => x"12", (8192 + 527) => x"0A",
                                                                 -- JP wait
                (8192 + 528) => x"12", (8192 + 529) => x"02", -- JP loop
62
                -- Code adapted to show structure not content
64
                -- Would be too much to print in a report
65
                -- PONG by Paul Vervalin
                (12288 + 128) \Rightarrow x"0C", (12288 + 129) \Rightarrow x"00",
67
                . . .
                . . .
69
70
                -- Tetris by Fran Dachille
71
                (16384 + 128) => x"00", (16384 + 129) => x"F0",
73
75
                -- Blitz by David Winter
76
                (20480 + 128) => x''00'', (20480 + 129) => x''00'',
77
                . . .
                . . .
79
80
                -- Brix by Andre Gustafsson
81
                (24576 + 128) => x"00", (24576 + 129) => x"00",
83
                . . .
                . . .
84
                -- Cave by 199x
86
                (28672 + 128) => x"00", (28672 + 129) => x"B0",
88
                . . .
                . . .
90
                -- Hidden by David Winter
                (32768 + 128) => x''00'', (32768 + 129) => x''B0'',
92
                . . .
94
95
                -- Kaleid by Joseph Weisbecker (RCA)
96
                (36864 + 128) => x''00'', (36864 + 129) => x''B0'',
97
98
                . . .
```

```
99
                  . . .
100
                  -- Merlin by David Winter
101
                  (40960 + 128) => x"00", (40960 + 129) => x"00",
102
103
                  . . .
104
                  -- Missile by David Winter
105
                  (45056 + 128) => x"0F", (45056 + 129) => x"00",
106
                  . . .
108
                  -- Puzzle by Joseph Weisbecker (RCA)
110
                  (49152 + 128) => x"00", (49152 + 129) => x"B0",
111
112
113
                  . . .
114
                  -- Tank by Joseph Weisbecker (RCA)
115
                  (53248 + 128) => x"00", (53248 + 129) => x"B0",
116
117
118
                  . . .
119
                  -- Vers by JMN
                  (57344 + 128) => x"03", (57344 + 129) => x"00",
121
123
                 others => ( others => '0')
124
             );
125
        signal read_address : std_logic_vector( 15 downto 0 );
126
   begin
127
128
        process (clock)
129
        begin
130
             if (rising_edge(clock)) then
131
                  if ( we = '1' ) then
132
                      sys_RAM( to_integer( unsigned( address ))) <= dataIn;</pre>
133
                 end if;
134
135
                 read_address <= address;</pre>
136
             end if;
137
        end process;
138
139
        dataOut <= sys_RAM( to_integer( unsigned( read_address )));</pre>
140
    end Behavioral;
141
```

7 SOURCES

REFERENCES

- [1] RCA. COSMAC VIP Instruction Manual 1978
- [2] Joseph Weisbecker. An Easy Programming System BYTE magazine, 12(3):108-122, 1978.
- [3] Cowgod *CHIP-8 Technical Reference v1.0* http://devernay.free.fr/hacks/chip8/C8TECH10.HTM
- [4] Matthew Mikolay *Mastering CHIP-8* http://mattmik.com/files/chip8/mastering/chip8.html
- [5] Albert Fazakas Nexys-4 Sample VGA Controller https://github.com/Digilent/Nexys4DDR/blob/master/Projects/User_Demo/src/hdl/Vga.vhd