

Vivado Simulation, Synthesis and Programming Tutorial for Basys3 board

This tutorial shows how to build a Vivado VHDL-project for Basys3 board. It is assumed to have Xilinx Vivado (WebPack) 2016.x installed. Although it is not mandatory, it is recommended to install Vivado board files for Digilent boards:

<https://reference.digilentinc.com/learn/software/tutorials/vivado-board-files/start>

The guide comprehends the following tasks:

- Project creation
- File addition: VHDL files and constraint file.
- Simulation
- Synthesis and implementation
- FPGA bitstream generation and download
- Report generation

Create a new project

Start Vivado Design Suite, select Create New project and Click Next.




Figure 1. Xilinx Vivado Design Suite

Specify project name and location. Be careful not to use spaces or non standard characters (like “ñ”). Click Next.




Figure 2. Project name and location

Select Project Type: RTL Project. Activate “Do not specify sources at this time”. Files will be added after project creation. Click Next.




Figure 3. Project type

Next step can be fulfilled either by device or board selection. Board selection is preferable, but Basys 3 board must be available for selection, as it is not installed with Xilinx software.

Board selection: Select “Boards” at the top.




Figure 4. Board selection

Select vendor “digilentinc.com” and display name “Basys3” and board revision “latest”. Part XC7A35TCPG236-1 should be selected as unique option. Click Next, review the briefing and click Finish.

If “digilenting.com” or “Basys3” do not appear as options, selection must be made by device. Select “Parts” at the top.




Figure 5. Device selection (alternative to board selection)

Then select product category “General Purpose”, family “Artix-7”, “package cpg236” and speed grade “-1”. From the options available, select “XC7A35TCPG236-1” device. Click Next, review the briefing and click Finish.

After creating the project, the project window will open.




Figure 6. Project manager window

The project window is composed of menu bar, toolbar, flow navigator (left) and the main window. Flow navigator shows the different design stages to obtain an FPGA configuration file (bitstream). The stages are:

- Project Manager: add and manage source files.
- IP integrator: manage IPs, not used in this tutorial.
- Simulation: manage simulations
- RTL analysis: source code compilation and analysis.
- Synthesis: transform VHDL in a netlist
- Implementation: allocate cells and interconnect
- Program and debug: generate configuration file and download it to FPGA.

Depending on the stage selected in Flow navigator, menus, toolbars and windows change accordingly.

Add VHDL and constraint files

This tutorial assumes you have written your own VHDL files and XDC (constraint) files, or they have been provided elsewhere. For simulation, you need VHDL files describing both the circuit and the testbench. For synthesis, you need VHDL files describing the circuit and an XDC file.

Click on “Add Sources” under “Project manager” flow section.




Figure 7. Add sources dialog

Select “Add or create design sources”, click Next and use next window to add VHDL files (.vhd extension) to the design. Activate “Copy sources into project” if you want your files copied into the project. If you do not activate this option, files will be linked.

If you have VHDL files describing testbenches, you must repeat the process selecting “Add or create simulation sources”.




Figure 8. Add or Create Design Sources dialog

Follow the same process to add the XDC constraints file (.xdc file extension). At the “Add sources dialog”, select “Add or create constraints” and then select the .xdc file. XDC file is required for synthesis, but not for simulation.




Figure 9. Add or Create Constraints dialog

Constraints file (XDC file) contains information about the pin location in the FPGA of design inputs and outputs, and information about the clock configuration.

To configure a pin location, the following format is used (indentation is cosmetic):

```
##Buttons
set_property PACKAGE_PIN U18 [get_ports btnC]
  set_property IOSTANDARD LVCMOS33 [get_ports btnC]
```

This entry specifies “U18” as the pin location for design port “btnC”. In addition, it states the I/O standard for this port as LVCMOS33 (FPGA pin powered to 3.3V, CMOS levels). LVCMOS33 is required for all Basys3 pins.

To specify the clock named “Clk” in the design, the following code is used:

```
## Clock signal
set_property PACKAGE_PIN W5 [get_ports Clk]
  set_property IOSTANDARD LVCMOS33 [get_ports Clk]
  create_clock -add -name Clk100 -period 10.00 -waveform {0 5} [get_ports Clk]
```

“Clk” is defined as located in W5 pin, LVCMOS33 IO standard and 100MHz frequency with a square waveform. “Clk100” is a clock name, just in case there are several clocks. Other tools (timing reports, for example) will use this name to refer to this clock.

Be careful with syntax. Errors in XDC file throw error messages quite difficult to debug.

You can find a XDC template for Basys3 board at:

<https://github.com/Digilent/Basys3/tree/master/Resources/XDC>

Simulation

In this stage, different simulations can be performed. We will run a behavioral simulation, using VHDL files containing circuit and testbench descriptions.

Once VHDL files have been added to the project, Project Manager should show design VHDL files (under Design Sources) and simulation VHDL files (under Simulation Sources). Design files should appear also in the simulation sources section. Files can be moved to simulation or design sources by right clicking them and selection the appropriate “Move to...” option.




Figure 10. Project Manager view with simulation files

Before starting simulation, it must be configured. Select Simulation → Simulation Settings.




Figure 11. Project setting: simulations

Check “Target simulator” is Vivado Simulator, “Simulator language” is VHDL and “Simulation top module name” is the entity name of your testbench. Push OK button.

Then, you can start the simulator. Select Simulation → Run Simulation → Run Behavioral Simulation. Simulation panel will open, including Scopes and Objects tabs and waveform windows.




Figure 12. Behavioral simulation window with docked waveform window

By default, simulation windows will show signals in the testbench. Although we can perform the simulation with these signals, they are not the real circuit inputs and outputs. To select the circuit real signals, right-click the circuit name in *Scopes* and select “Add to wave window”. You can also right-click any item in *Scopes* or *Objects* windows and add it to wave window.

Usually, it is more comfortable to un-dock the waveform window.




Figure 13. Waveform window (undocked)

Most useful actions to perform in simulation are:

- Restart: go back to time 0 ns. Useful when adding new signals to the waveform window. It does not reload source files.
- Run All: runs the simulation indefinitely. The simulation will stop when a failing assertion is found or no more events are generated. Use with caution, as if one of these conditions is not met, the simulation will run forever.
- Run for X ns. Run simulation for the specified time.
- Relaunch simulation. Restart simulation, compiling sources again. This command must be used if source files have changed.

RTL Analysis

In this stage, inserted code files (VHDL and XDC) are analysed for syntax errors.

Click on *Elaborated Design* under *RTL Analysis* to analyse the source code. Any error related to the design will be reported in the log window (bottom). When correcting errors, be sure to scroll up the log window and start with the first error. Subsequent errors might be caused by previous ones.

If RTL Analysis has already been run and source code is modified afterwards a “Reload” option will appear at the window top, below the toolbar.




Figure 14. RTL Analysis view

Synthesis and Implementation

Once RTL Analysis has been run without errors, synthesis can take place. Synthesis is the process of transforming HDL code into a netlist. A netlist consists in cells (mainly gates and flip-flops) and their interconnections.

Synthesis is performed by selecting “Run Synthesis”. After synthesis, some reports can be reviewed under the “Synthesized design” entry. Synthesis reports are approximate because Implementation is not yet performed. Post-implementation reports are more accurate, in general.




Figure 15. Synthesis view

Implementation is the process of allocating every cell in the netlist to real resources in the selected FPGA. While the synthesis process is common to a whole FPGA family, *Implementation* is specific to every device.

Implementation is performed by selecting “Run Implementation”. After implementation, area, timing and power reports can be reviewed.

A resource usage briefing is shown in the project summary. A post-synthesis and post-implementation summary are shown under the Project Summary window. Graphical or table representation can be selected. Post-implementation information is more accurate, if available.




Figure 16. Implementation view with resource utilization information

Device programming and Debug

The last step is to build the file used to configure the FPGA, called Bitstream, and download it to the Basys3 board. The bitstream is generated by selecting “Generate Bitstream” under “Program and Debug flow”.

Once the bitstream has been generated, connect the Basys3 board to a PC USB port and switch it on. Then, select “Open Target”, “Auto Connect”. The tool should connect to the board, showing the available devices.




Figure 17. Program and Debug view

In this case, the device in the board should be a “xc7a35t”. Select “Program Device” to download the bitstream to the device. A dialog will show the .bit file to download.




Figure 18. Program device dialog

After the downloading process, the “Done” green LED in the board (top right) should turn on. The FPGA is configured and running.

Area and timing reports

It is important to obtain feedback information about the synthesis and implementation processes. In particular, we are interested in area and timing related information.

Regarding area, we want to know the total amount of resources used by our design: flip-flops, LUTs (combinational functions), memories, IO cells, etc.

Regarding timing, we want to make sure our design can run with the 100MHz clock provided by the board.

Used area is best reported by selecting “Report Utilization” under Implementation flow. Results will be shown in a window with detailed information of all used resources.





Figure 19. Utilization report window

A text based report can be accessed through the *Reports Window* → *Placed Design* → *Utilization Report*.



The screenshot shows the Vivado 2015.4 IDE. The **Flow Navigator** on the left shows the **Implementation** tab selected. The **Implemented Design** window in the center shows the design hierarchy. The **Reports** window at the bottom lists various reports, with the **Utilization Report** selected. The **Utilization Report - impl_1** window is open, displaying a table of resource utilization.

Site Type	Used	Fixed	Available	Util%
281 Slice Logic	181	0	20800	0.87
29 LUT as Logic	181	0	20800	0.87
30 LUT as Memory	0	0	9600	0.00
31 Slice Registers	104	0	41600	0.25
32 Register as Flip Flop	104	0	41600	0.25
33 Register as Latch	0	0	41600	0.00
34 F7 Muxes	0	0	16300	0.00
35 F8 Muxes	0	0	8150	0.00

The **Reports** window also shows a list of reports with columns for Name, Modified, Size, and GUI Report. The **Utilization Report** is highlighted in orange.

Figure 20. Text Utilization report