

# **TASKS**

<u>TASK</u>: In the simulation from Figure 3, include the trace signals and highlight the instructions as they go through the pipeline from the Decode stage to the Writeback stage, similarly to Figure 4. You can use the .tcl file provided at: [RVfpgaPath]/RVfpga/Labs/Lab17/Four\_AL\_Instructions/test\_task1.tcl.



**TASK:** Remove all the nop instructions within the body of the loop from Figure 2. Repeat the simulation from Figure 3. What is the expected IPC for this program? Execute the program on the board and verify that the IPC obtained is the one that you expected.



The 6 instructions within the loop need 6 cycles to execute. Thus, the expected IPC is 1.



```
Test_Assembly.5

Test_Assembly.5

Test_Assembly.5

Test_Assembly:

19

20 li t2, 0x400  # Disable Dual-Issue Execution

21 csrrs t1, 0x7F9, t2

22

23 li t0, 0x0

24 li t1, 0x1

25 li t2, 0x1

26 li t3, 0x3

27 li t4, 0x4

28 li t5, 0x5

29 li t6, 0x6

30

31 lui t2, 0xF4

32 add t2, t2, 0x240

33

REPEAT:

35 add t0, t0, 1

36 add t3, t3, t1

37 sub t4, t4, t1

38 or t5, t5, t1

39 xor t6, t6, t1

40 bne t0, t2, REPEAT # Repeat the loop

PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL


> Executing task: platformio device monitor <
--- Available filters and text transformations: colorize, debug, output the colories of the c
```

As expected:

IPC = 6000000 instructions / 6000000 cycles = 1

**TASK**: In the simulation from Figure 5, add trace signals and highlight the instructions as they go through the pipeline from the Decode to Writeback stages, similar to what's shown in Figure 6. You can use the .tcl file provided at:


[RVfpgaPath]/RVfpga/Labs/Lab17/Four\_AL\_Instructions/test\_task2.tcl.



**TASK:** Remove all the nop instructions within the body of the loop from Figure 2.



Repeat the simulation from Figure 5. What is the expected IPC for this program? Execute the program on the board and verify that the IPC obtained is the one that you expected.




The 6 instructions within the loop need 3 cycles to execute. Thus, the expected IPC is 2.



As expected:

IPC = 6000000 instructions / 3000000 cycles = 2

<u>TASK</u>: In the simulation from Figure 8, add trace signals and highlight the instructions as they go through the pipeline from the Decode to Writeback stages. You can use the .tcl file provided at: [RVfpgaPath]/RVfpga/Labs/Lab17/TwoAL\_TwoMUL\_Instructions /test\_taskMuls.tcl.






**TASK**: Remove all the nop instructions within the body of the loop from Figure 7. Repeat the simulation from Figure 8. What is the expected IPC for this program? Execute the program on the board and verify that the IPC obtained is the one that you expected.

Repeat the same experiments for the single-issue configuration and compare the results.

## **DUAL ISSUE:**




The 6 instructions within the loop need 3 cycles to execute. Thus, the expected IPC is 2.



As expected:

IPC = 6000000 instructions / 3000000 cycles = 2

# **SINGLE ISSUE:**



The 6 instructions within the loop need 6 cycles to execute. Thus, the expected IPC is 1.



```
🥳 PIO Home
                       oplatformio.ini
                                                  Test Assembly S X C Test o
src > xsm Test_Assembly.S
20 li t2, 0x400
                                               # Disable Dual-Issue Execution
         csrrs t1, 0x7F9, t2
          li t0, 0x0
          li t3, 0x3
          li t6, 0x6
lui t2, 0xF4
          REPEAT:
            add t0, t0, 1
             add t4, t4, t1
            bne t0, t2, REPEAT # Repeat the loop
           . end
 PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
 > Executing task: platformio device monitor <
 --- Available filters and text transformations: colorize, debug, defa
--- More details at http://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Cycles = 6000777
 Cycles = 6000277
Instructions = 6000048
```

As expected:

IPC = 6000000 instructions / 6000000 cycles = 1

# **EXERCISES**

1) Create programs similar to those from Figure 2 and 7 using combinations of instructions that show new situations related to dual-issue execution.

Solution not provided.

2) Analyse the differences between the (dual-issue) SweRV EH1 processor and the example superscalar processor proposed in Section 7.7.4 of the textbook by S. Harris and D. Harris, "Digital Design and Computer Architecture: RISC-V Edition" [DDCARV] (shown in Figure 1 for convenience).

Solution not provided.

3) Analyse the program from Figure 7.70 in Section 7.7.4 of DDCARV, which is provided in a PlatformIO project in folder [RVfpgaPath]/RVfpga/Labs/Lab17/DDCARV\_SuperscalarExample. Run the program on SweRV EH1, both in simulation and on the board (for the latter remove the nop instructions). Explain the results. If necessary, reorder the program trying to obtain the optimal IPC.


Next, disable the dual-issue execution as explained in this lab – and in SweRVref.docx (Section 2). Compare the simulation and the results obtained on the board when compared to when the dual-issue feature is enabled.



## 000001c0 <REPEAT>:


1c0:	001a8a93	addi	s5,s5,1
1c4:	0282ac03	lw	s8,40(t0)
1c8:	006c0cb3	add	s9,s8,t1
1cc:	41c38c33	sub	s8,t2,t3
1d0:	018a7d33	and	s10,s4,s8
1d4:	01ff6db3	or	s11,t5,t6
1d8:	057da823	SW	s7,80(s11)
1dc:	ffda92e3	bne	s5,t4,1c0 <repeat></repeat>

#### Simulation - Dual-Issue:




There are no stalls in the loop and 2 instructions per cycle are always executed. Some bypasses are performed and in some cases the Secondary ALU is used as explained in previous labs. You can further analyse these situations.

#### Results on the board - Dual-Issue:



The IPC is equal to 2 with no need to reorder the code.


# Simulation – Single-Issue:



There are no stalls in the loop and 1 instruction per cycle is always executed.

# **Results on the board – Single-Issue:**





The IPC is equal to 1, which is the best we can achieve in a Single-Issue SweRV EH1.

4) Modify the program from Exercise 3 substituting instruction add s9, s8, t1 for instruction add t2, s8, t1. Explain the results. If necessary, reorder the program to try to obtain the optimal IPC.

Then disable the dual-issue execution as explained in this lab and in SweRVref.docx (Section 2). Compare the simulation and the results obtained on the board when compared to when the dual-issue feature is enabled.

## 000001c0 <REPEAT>:

1c0:	001a8a93	addi	s5,s5,1
1c4:	0282ac03	lw	s8,40(t0)
1c8:	006c03b3	add	t2,s8,t1
1cc:	41c38c33	sub	s8,t2,t3
1d0:	018a7d33	and	s10,s4,s8
1d4:	01ff6db3	or	s11,t5,t6
1d8:	057da823	SW	s7,80(s11)
1dc:	ffda92e3	bne	s5,t4,1c0 <repeat></repeat>


## Simulation - Dual-Issue:



There are 2 stalls in the loop due to the dependencies between the AL instructions.

## **Results on the board – Dual-Issue:**





The IPC is smaller than 2 due to the stalls.

### Reorder the code:

## 000001c0 <REPEAT>:


1c0:	0282ac03	lw	s8,40(t0)
1c4:	006c03b3	add	t2,s8,t1
1c8:	001a8a93	addi	s5,s5,1
1cc:	41c38c33	sub	s8,t2,t3
1d0:	018a7d33	and	s10,s4,s8
1d4:	01ff6db3	or	s11,t5,t6
1d8:	057da823	sw	s7,80(s11)
1dc:	ffda92e3	bne	s5,t4,1c0 < REPEAT:

## Simulation - Dual-Issue:



There are no stalls in the loop.

#### Results on the board - Dual-Issue:



The IPC is 2.



# Back to the original program:

000001c0 <REPEAT>:


1c0:	001a8a93	addi	s5,s5,1
1c4:	0282ac03	lw	s8,40(t0)
1c8:	006c03b3	add	t2,s8,t1
1cc:	41c38c33	sub	s8,t2,t3
1d0:	018a7d33	and	s10,s4,s8
1d4:	01ff6db3	or	s11,t5,t6
1d8:	057da823	SW	s7,80(s11)
1dc:	ffda92e3	bne	s5,t4,1c0 <repeat></repeat>

# Simulation – Single-Issue:



There are no stalls in the loop.

# Results on the board – Single-Issue:



The IPC is 1.

5) (The following exercise is based on exercise 4.31 from the book "Computer Organization and Design – RISC-V Edition", by Patterson & Hennessy ([HePa]).)

In this exercise we compare the performance of single- and dual-issue processors, taking into account program transformations that can be made to optimize for dual-issue execution. Problems in this exercise refer to the following loop (written in C):

```
for (i=0;i!=j;i+=2) b[i]=a[i]-a[i+1];
```

A compiler doing little or no optimization might produce the following RISC-V assembly code:

```
li x12, 0
li x13, 8000
```



```
li x14, 0
TOP:
    slli x5, x12, 2
    add x6, x10, x5
    lw x7, 0(x6)
    lw x29, 4(x6)
    sub x30, x7, x29
    add x31, x11, x5
    sw x30, 0(x31)
    addi x12, x12, 2
    ENT: bne x12, x13, TOP
```

This code uses the following registers:

i	j	a	b	Temporary values
x12	x13	x10	x11	x5–x7, x29–x31

This code is provided in [RVfpgaPath]/RVfpga/Labs/Lab17/PaHe\_SuperscalarExample with a few minor modifications compared with the code provided by the exercise from the book that do not affect to the behaviour of the program:

- Register x13 is initialized to 8, so that the loop will perform 4 iterations.
- The jal instruction is removed.
- The ld and sd instructions are substituted for lw and sw instructions. This implies changing the accesses from 4- to 8-bytes wide.


Assume a dual-issue, statically scheduled processor that has the following properties:

- 1. One instruction must be a memory operation; the other must be an arithmetic/logic instruction or a branch.
- 2. The processor has all possible forwarding paths between stages.
- 3. The processor has perfect branch prediction.
- 4. Two instruction may not issue together if one depends on the other.
- 5. If a stall is necessary, both instructions in a stage must stall.
- a) Compare the properties of this example processor and the properties of the SweRV EH1 processor.
- b) Draw a pipeline diagram and a simulation showing how a random iteration of the loop (except the first one) of the RISC-V code given above executes on the dual-issue SweRV EH1 processor. Assume that the loop exits after four thousand iterations (this is the case in the above code).
- c) What is the speedup of going from a single-issue to a dual-issue SweRV EH1 processor? Explain the results. Test the program on the board and enable/disable dual-issue execution.
- d) Rearrange/rewrite the RISC-V code given above to achieve better performance on the two-issue SweRV EH1 processor. (However, do not unroll the loop.)
- e) Now, unroll the RISC-V code so that each iteration of the unrolled loop handles two iterations of the original loop. Then, rearrange/rewrite your unrolled code to achieve better performance on the two-issue SweRV EH1 processor.

b)



```
0000018c <TOP>:
      00261293
                                   t0,a2,0x2
18c:
                            slli
190:
      00550333
                                   t1,a0,t0
                            add
194:
      00032383
                            lw
                                   t2,0(t1)
198:
      00432e83
                                   t4,4(t1)
                            lw
19c:
      41d38f33
                            sub
                                   t5.t2.t4
1a0:
      00558fb3
                            add
                                   t6,a1,t0
1a4:
      01efa023
                                   t5,0(t6)
                            SW
1a8:
      00260613
                                   a2,a2,2
                            addi
```



c)

## Single Issue:

```
iii PIO Home
                   oplatformio.ini
                                                          C Test.c
                                                                              Test_Assembly.S
                                                                                                   D C
                          papi er rormaneceounceroecto
             instr end = pspPerformanceCounterGet(D PSP COUNTER1);
             printfNexys("Cycles = %d", cyc_end-cyc_beg);
             printfNexys("Instructions = %d", instr_end-instr_beg);
D
  36
                                      TERMINAL
  > Executing task: platformio device monitor <
  --- Available filters and text transformations: colorize, debug, default, direct, hexlify, log2file
  --- More details at http://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
  Cycles = 36224
  Instructions = 36047
```

#### **Dual Issue:**



```
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL

Executing task: platformio device monitor <

--- Available filters and text transformations: colorize, debug, default, direct, hexlify, log2fil --- More details at http://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 --- Cycles = 24221 Instructions = 36045

C Test.c × Test
```

SPEEDUP = Time\_Single / Time\_Dual = 36224 / 24221 ≈ 1.5 (the ideal speedup would be 2, but due to the stalls analysed at (b), it is only of 1.5)

d)

```
TOP:
     slli x5, x12, 2
     addi x12, x12, 2
     add x6, x10, x5
     1w x7, 0(x6)
     add x31, x11, x5
     1w \times 29, 4(x6)
     sub x30, x7, x29
     sw x30, 0(x31)
     ENT: bne x12, x13, TOP
0000018c <TOP>:
18c: 00261293
                        slli
                               t0,a2,0x2
190:
     00260613
                        addi
                               a2,a2,2
194:
     00550333
                        add
                              t1,a0,t0
```

lw

add

lw

sub

SW

t2.0(t1)

t6,a1,t0

t4,4(t1)

t5,t2,t4

t5,0(t6)

198: 00032383

1a8: 01efa023

00558fb3

00432e83


41d38f33

19c:

1a0:

1a4:





```
🍑 platformio.ini
                                         C Test.c
                                                          of PIO Home
                                                                              ** Test_Assembly.S
                                                                                                       src > C Test.c > ۞ main(void)
             pspPerformanceCounterSet(D PSP COUNTER1, E INSTR COMMITTED ALL);
             cyc beg = pspPerformanceCounterGet(D PSP COUNTER0);
             instr beg = pspPerformanceCounterGet(D PSP COUNTER1);
             Test Assembly();
             cyc end = pspPerformanceCounterGet(D PSP COUNTER0);
             instr_end = pspPerformanceCounterGet(D_PSP_COUNTER1);
             printfNexys("Cycles = %d", cyc_end-cyc_beg);
             printfNexys("Instructions = %d", instr_end-instr_beg);
D
  PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
  > Executing task: platformio device monitor <
  --- Available filters and text transformations: colorize, debug, default, direct, hexlify, log2fil
--- More details at http://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Ouit: Ctrl+C ! Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
  Cycles = 20224
  Instructions = 36045
```

SPEEDUP = Time\_Single / Time\_Dual = 36224 / 20224 ≈ 1.8



e)

```
TOP:


slli x5, x12, 2
add x6, x10, x5

lw x7, 0(x6)
add x31, x11, x5
lw x29, 4(x6)
sub x30, x7, x29
sw x30, 0(x31)

lw x7, 8(x6)
addi x12, x12, 4
lw x29, 12(x6)
sub x30, x7, x29
sw x30, 8(x31)
```

ENT: bne x12, x13, TOP





Thanks to unrolling and rewriting, performance increases even more.

6) (The following exercise is based on exercises 7.30, 7.32 and 7.34 from Chapter 7 of DDCARV.)



Suppose the SweRV EH1 processor is running the following code snippet. Recall that SweRV EH1 has a Hazard Unit. You may assume a memory system that returns the result within one cycle (for that purpose we use the DCCM, and we insert the code snippet into a loop and avoid the first iteration so that there are no I\$ misses).

```
addi s1, t0, 11  # t0 contains the base address of the DCCM lw s2, 25(s1) lw s5, 16(s2) add s3, s2, s5 or s4, s3, t4 and s2, s3, s4
```

- a) Simulate the program with Verilator and GTKWave. Analyse the results and for each cycle, specify:
  - \* Which instructions are decoded, issued to execution and committed?
  - \* Which registers are being written and which are being read?
  - \* What forwarding and stalls occur?
- b) What is the CPI of the processor on this program? First answer theoretically and then confirm your answer by executing the program on the board.
- c) Perform the same analysis on the single-issue processor and compare the results with the results from the dual-issue processor.


## A PlatformIO project is provided at:

[RVfpgaPath]/RVfpga/Labs/Lab17/DDCARV\_Exercises-30-32-34. The program under analysis is inserted in a loop so that it is easier to understand in the simulation (any iteration but the first one can be used for analysis) and it can be measured using performance counters.

## a)

1dc:	00b28493	addi	s1,t0,11
1e0:	0194a903	lw	s2,25(s1)
1e4:	01092a83	lw	s5,16(s2)
1e8:	015909b3	add	s3,s2,s5
1ec:	01d9ea33	or	s4,s3,t4
1f0:	0149f933	and	s2,s3,s4





# a. 1st cycle:

- i. Way-0:
  - 1. Instruction addi (0x00b28493) is at the Decode Stage. At the end of the cycle, this instruction progresses to EX1.
- ii. Way-1:
  - Instruction 1w (first load, 0x0194a903) is at the Decode Stage. At the end of the cycle, this instruction stays at Decode Stage, because it depends on the result of the previous addiinstruction.

## b. 2<sup>nd</sup> cycle:

- i. Way-0:
  - 1. Instruction lw (first load) is again at the Decode Stage, but now it has moved from Way-1 to Way-0. The input operand for the effective address is obtained from the addi instruction. It receives the input operand for the effective address computation through forwarding from the addi instruction. At the end of the cycle, this instruction progresses to DC1.
  - 2. Instruction addi is at the EX1 stage. During this cycle it obtains the result of the addition and forwards it to the first load.
- ii. Way-1:
  - Instruction 1<sub>W</sub> (second load, 0x01092a83) is at the Decode Stage. At the end of this cycle it cannot progress due to a structural hazard with the first load.
- c. 3<sup>rd</sup> cycle:
  - i. Way-0:
    - 1. Instruction  $1_W$  (second load) is again at the Decode Stage, but now it has moved from Way-1 to Way-0. It will not be able to advance given that the second load needs the value read by the first load for computing the effective address. This value is obtained at the end of DC2 (see Lab 13).



- 2. Instruction lw (first load) is at the DC1 Stage.
- 3. Instruction addi is at the EX2 stage.

## ii. Way-1:

1. Instruction add (0x015909b3) is at the Decode Stage. It will not be able to progress due to a data hazard with the two load instructions.

# d. 4th cycle:

- i. Way-0:
  - 1. Instruction 1w (second load) is again at the Decode Stage. Now it will be able to progress, as the LSU Pipe is free and its operand is obtained through forwarding.
  - 2. Instruction lw (first load) is at the DC2 Stage.
  - 3. Instruction addi is at the EX3 stage.

# ii. Way-1:

 Instruction add is again at the Decode Stage. It obtains its two input operands from the two loads, so it will execute in the Secondary ALU (see Lab 15).

# e. 5<sup>th</sup> cycle:

- i. Way-0:
  - 1. The or (0x01d9ea33) instruction is at the Decode Stage. It will be able to progress, obtaining the first operand through forwarding.
  - 2. Instruction lw (second load) is at the DC1 Stage. It receives the input operand for computing the effective address from the first load, and it will be able to progress.
  - 3. Instruction lw (first load) is at the DC3 Stage.
  - 4. Instruction addi is at the Commit Stage (EX4).

#### ii. Way-1:

- 1. The and instruction is at the Decode Stage. It cannot advance because it has a data hazard with the or instruction which is at Way-0, Decode stage (see Lab 15).
- 2. Instruction add is at the EX1 Stage.

# f. 6th cycle:

- i. Way-0:
  - 1. The and instruction is again at the Decode Stage, but it has moved from Way-1 to Way-0. It obtains its two input operands through forwarding and it will be able to progress.
  - 2. The or instruction is at the EX1 Stage. It forwards the result to the and instruction.
  - 3. Instruction lw (second load) is at the DC2 Stage.
  - 4. Instruction lw (first load) is at the Commit Stage.
  - 5. Instruction addi is at the Write-Back Stage (EX5). Register x9 is written to 0xF004000B.

## ii. Way-1:

1. Instruction add is at the EX2 Stage.

## g. 7<sup>th</sup> cycle:

- i. Way-0:
  - 1. The and (0x0149f933) instruction is at the EX1 Stage.



- 2. The or instruction is at the EX2 Stage.
- 3. Instruction lw (second load) is at the DC3 Stage.
- 4. Instruction 1w (first load) is at the WB Stage. Register x12 is written to 0xF0040000.
- ii. Way-1:
  - 1. Instruction add is at the EX3 Stage.
- a. 8th cycle:
  - iii. Way-0:
    - 1. The and instruction is at the EX2 Stage.
    - 2. The or instruction is at the EX3 Stage.
    - 3. Instruction lw (second load) is at the Commit Stage.
  - iv. Way-1:
    - 1. Instruction add is at the Commit Stage.
- b. 9th cycle:
  - v. Way-0:
    - 1. The and instruction is at the EX3 Stage.
    - 2. The or instruction is at the Commit Stage.
    - 3. Instruction lw (second load) is at the WB Stage. Register x15 is written to 0x00000005.
  - vi. Way-1:
    - 1. Instruction add is at the WB Stage. Register x13 is written to 0xF0040005.
- c. 10<sup>th</sup> cycle:
  - vii. Way-0:
    - 1. The and instruction is at the Commit Stage.
    - 2. The or instruction is at the WB Stage. Register  $\times 14$  is written to 0xF0040005.
- d. 11th cycle:
  - viii. Way-0:
    - 1. The and instruction is at the WB Stage. Register x12 is written to 0xF0040005.

b)



```
TIO Home
                                                           oplatformio.ini
                                                                                                                                                                                                                                             ™ Test_Assembly.S
                                                                                                                                                                                                                                                                                                                           ≡ firmware.dis
                                                                                                                                                                                      C Test.c
    src > C Test.c > @ main(void)
22 | paper | paper | | pap
                                                                                                                                                                                                                                                                                                                            1 0 □
                                         pspPerformanceCounterSet(D PSP COUNTER1, E INSTR COMMITTED ALL);
                                         cyc beg = pspPerformanceCounterGet(D PSP COUNTER0);
                                         instr beg = pspPerformanceCounterGet(D PSP COUNTER1);
                                         Test_Assembly();
                                         cyc end = pspPerformanceCounterGet(D PSP COUNTER0);
                                         instr end = pspPerformanceCounterGet(D PSP COUNTER1);
                                         printfNexys("Cycles = %d", cyc_end-cyc_beg);
                                         printfNexys("Instructions = %d", instr_end-instr_beg);
                                         while(1);
D
        36
                                                                                                                        TERMINAL
      > Executing task: platformio device monitor <
      --- Available filters and text transformations: colorize, debug, default, direct, hexlify, log2fil
--- More details at http://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit. Ctrl+C | Menu. Ctrl+T | Help: Ctrl+T followed by Ctrl+U
      --- Ouit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Cycles = 21000304
       Instructions = 37000053
```


Note that we must take into account that in this calculation we have to remove all the extra instructions that we have included: first addi, 29 nops and a final bne. They all can be executed in ½ cycle (there is a free slot in the execution of the last instruction of our program).

Thus: **IPC** = (37-31)(21-15.5-0.5) = 6/6 = 1

Which is exactly what we observe in our simulation.

c)





1 Instruction is executed per cycle except in the data hazard between the two loads (0x0194a903 and 0x01092a83), which inserts one bubble in the pipeline and 1 cycle is lost.

```
≡ firmware.dis
                o PIO Home
                                 C Test.c
                                                 Test_Assembly.S
src > C Test.c > 分 main(void)
                                                                       ■ IÞ ?
                                                                                          C
                                                                                              pspPerformanceCounterSet(D PSP COUNTER0, E CYCLES CLOCKS ACTIVE);
          pspPerformanceCounterSet(D PSP COUNTER1, E INSTR COMMITTED ALL);
          cyc beg = pspPerformanceCounterGet(D PSP COUNTER0);
          instr beg = pspPerformanceCounterGet(D PSP COUNTER1);
          Test Assembly();
          cyc end = pspPerformanceCounterGet(D PSP COUNTER0);
          instr end = pspPerformanceCounterGet(D PSP COUNTER1);
          printfNexys("Cycles = %d", cyc end-cyc beg);
          printfNexys("Instructions = %d", instr end-instr beg);
 36
                                TERMINAL
> Executing task: platformio device monitor <
    Available filters and text transformations: colorize, debug, default, direct, hexlify, log.
    More details at http://bit.ly/pio-monitor-filters
Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
    Ouit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Cycles = 38000320
Instructions = 37000055
```

As before, there are 31 extra instructions that we have to remove for computing the IPC. They all can be executed in 1 cycle.



Thus: **IPC** = (37-31) / (38-31) = 6 / 7

Which is exactly what we observe in our simulation.

# 7) (The following exercise is based on exercises 7.31, 7.33 and 7.35 from Chapter 7 of DDCARV.)

Repeat exercise 7 for the following code snippet.


addi s1, t0, 52 addi s0, s1, -4 lw s3, 16(s0) sw s3, 20(s0) xor s2, s0, s3 or s2, s2, s3

A PlatformIO project is provided at:

[RVfpgaPath]/RVfpga/Labs/Lab17/DDCARV\_Exercises-31-33-35.

a)

1d4:	03428493	addi	s1,t0,52
1d8:	ffc48413	addi	s0,s1,-4
1dc:	01042983	lw	s3,16(s0)
1e0:	01342a23	sw	s3,20(s0)
1e4:	01344933	xor	s2,s0,s3
1e8:	01396933	or	s2,s2,s3






There is a hazard between all consecutive instructions except in the case of the sw (0x01342a23) and the xor (0x01344933). All of them are data hazards except in the case of the lw (0x01042983) and the sw (0x01342a23), which present a structural hazard. According to the simulation, only 1 instruction is executed per cycle except for the pair sw-xor, for which the xor instruction is executed through Way 1.

b)

In this case: IPC = 6 / 5

c)



In this case: IPC = 6 / 6 = 1