1. EXERCISES

Exercise 1

Complete solutions for this exercise are provided in folder: [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs_Solutions/Lab18/Minu

Exercise 2

Complete solutions for this exercise are provided in folder: [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs_Solutions/Lab18/MinMaxMinuMaxu

Exercises 3 and 4

Complete solutions for these two exercises are provided in folder: [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs_Solutions/Lab18/FloatingPoint

Exercises 5 and 6

Solutions not provided.

Exercise 7

Complete solutions for this exercise are provided in folder: [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs_Solutions/Lab18/NewHwCounter

- a. Changes in the Verilog Code:
 - i. File swerv_types.sv:



```
typedef enum logic [3:0]
                        NULL
                                 = 4'b0000,
                                 = 4'b0001,
                         STORE
                         ALU
                                 = 4'b0100,
                        CSRREAD = 4'b0101,
                        CSRWRITE = 4'b0110,
                         CSRRW
                                 = 4'b0111,
                                 = 4'b1000,
                         ECALL
                                 = 4'b1001,
                         FENCE
                                 = 4'b1010,
                         FENCEI
                                 = 4'b1011,
                         MRET
                                 = 4'b1100,
                                 = 4'b1101,
                         JAL
                                 = 4'b1110,
                        // New HW-Counter
                             = 4'b1111
                         } inst_t;
```

ii. File dec_tlu.ctl.sv:



```
1926
           define MHPME BR ERROR
                                         6'd41
1927
          define MHPME IBUS TRANS
                                         6'd42 // 00P
1928
           define MHPME DBUS TRANS
                                         6'd43 //
1929
           define MHPME DBUS MA TRANS
                                         6'd44
1930
          `define MHPME IBUS ERROR
                                         6'd45
1931
           define MHPME DBUS ERROR
                                         6'd46
1932
          `define MHPME IBUS STALL
                                         6'd47 //
1933
           define MHPME DBUS STALL
                                         6'd48
1934
           define MHPME INT DISABLED
                                         6'd49 //
1935
          `define MHPME INT STALLED
                                         6'd50 // 00P
1936
1937
           define MHPME INST IMM
                                         6'd51 // 00P
```

```
// Generate the muxed incs for all counters based on event type
for (genvar i=0 ; i < 4; i++) begin
  assign mhpmc inc e4[i][1:0] = \{2\{mgpmc\}\} &
         ({2{(mhpme vec[i][5:0] == `MHPME CLK ACTIVE
                                                         )}} & 2'b01) |
         ({2{(mhpme vec[i][5:0] == `MHPME ICACHE HIT
                                                         )}} & {1'b0, ifu pmu ic hit})
         ({2{(mhpme vec[i][5:0] == `MHPME ICACHE MISS
                                                         )}} & {1'b0, ifu pmu ic miss}) |
         ({2{(mhpme vec[i][5:0] ==}}
                                                         )}} & {tlu i1 commit cmt, tlu i0 commit cmt & ~illegal e4}) |
                                   `MHPME INST COMMIT
         ({2{(mhpme_vec[i][5:0] ==}
                                   MHPME INST COMMIT 16B )}} & {tlu i1 commit cmt & ~exu pmu i1 pc4, tlu i0 commit cmt & ~exu pmu i0 pc4 & ~il
         ({2{(mhpme vec[i][5:0] ==}}
                                                             & {tlu i1 commit cmt & exu pmu i1 pc4, tlu i0 commit cmt & exu pmu i0 pc4 & ~il
                                   MHPME INST COMMIT 32B )}}
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME INST ALIGNED
                                                              ifu pmu instr aligned[1:0])
         ({2{(mhpme vec[i][5:0] ==}}
                                   MHPME INST DECODED
                                                         )}} & dec pmu instr decoded[1:0])
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME ALGNR STALL
                                                         )}} & {1'b0,ifu pmu align stall})
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME DECODE STALL
                                                         )}} & {1'b0,dec pmu decode stall})
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME INST MUL
                                                         )}} & {(pmu i1 itype qual[3:0] == MUL),
                                                                                                    (pmu i0 itype qual[3:0] == MUL)})
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME INST DIV
                                                         )}} & {1'b0, dec tlu packet e4.pmu divide & tlu i0 commit cmt})
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST LOAD
                                                         )}} & {(pmu i1 itype qual[3:0] == LOAD),
                                                                                                    (pmu i0 itype qual[3:0] == LOAD)})
                                                         )}} & {(pmu i1 itype qual[3:0] == STORE).
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST STORE
                                                                                                    (pmu i0 itype qual[3:0] == STORE)})
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST MALOAD
                                                         )}} & {(pmu i1 itype qual[3:0] == LOAD),
                                                                                                    (pmu i0 itype qual[3:0] == LOAD)} &
                                                                 {2{dec tlu packet e4.pmu lsu misaligned}})
         ({2{(mhpme vec[i][5:0] == `MHPME INST MASTORE
                                                         )}} & {(pmu_i1_itype_qual[3:0] == STORE), (pmu_i0_itype_qual[3:0] == STORE)} &
                                                                 {2{dec tlu packet e4.pmu lsu misaligned}})
         ({2{(mhpme vec[i][5:0] == `MHPME INST ALU
                                                         )}} & {(pmu i1 itype qual[3:0] == ALU). (pmu i0 itype qual[3:0] == ALU)})
         // New HW-Counter
         ({2{(mhpme_vec[i][5:0] == `MHPME_INST_IMM
```



iii. File dec_decode_ctl.sv:



```
952
953
954
            i0 itype = NULL;
            i1 itype = NULL;
956
958
            if (i0 legal decode d) begin
                if (i0 dp.mul)
                                                  i0 itype = MUL;
               if (i0 dp.load)
                                                  i0 itype = LOAD;
                if (i0 dp.store)
                                                  i0 itype = STORE;
961
               if (i0 dp.pm alu)
                                                  i0 itype = ALU;
962
               // New HW-Counter
               if (i0 dp.imm12 & i0 dp.pm alu) i0 itype = IMM;
964
                                                  i0 itype = CSRREAD;
               if ( csr read & ~csr write)
                   (~csr read &
                                                  i0 itype = CSRWRITE;
                                  csr write)
                                 csr write)
967
                     csr read &
                                                  i0 itype = CSRRW;
                if (i0 dp.ebreak)
                                                  i0 itype = EBREAK;
               if (i0 dp.ecall)
969
                                                  i0 itype = ECALL;
                                                  i0 itype = FENCE;
970
                if (i0 dp.fence)
                  (i0 dp.fence i)
                                                  i0 itype = FENCEI;
971
               if (i0 dp.mret)
972
                                                  i0 itype = MRET;
973
               if (i0 dp.condbr)
                                                  i0 itype = CONDBR;
                                                  i0 itype = JAL;
974
               if (i0 dp.jal)
975
976
977
            if (dec il decode d) begin
                if (il dp.mul)
                                                  il itype = MUL;
978
                if (i1 dp.load)
                                                  i1 itype = LOAD;
979
               if (il dp.store)
                                                  i1 itype = STORE;
981
               if (i1 dp.pm alu)
                                                  il itype = ALU;
               // New HW-Counter
982
               if (i1 \overline{\text{dp.imm12 }} i1 \overline{\text{dp.pm}} alu) i1 itype = IMM;
983
984
               if (il dp.condbr)
                                                  i1 itype = CONDBR;
985
               if (i1 dp.jal)
                                                  i1 itype = JAL;
927
```



b. Verilator Simulation:

```
File Edit Selection View Go Run Terminal Help
         ▶ PIO Debug ∨ ∰ 🔊
                                                                  ™ Test_Assembly.S X 🍏 PIO Home

∨ VARIABLES

                                    src > ASM Test_Assembly.S
                                           .globl Test Assembly


∨ Local

          cyc_beg: 182
                                           .text
          cyc_end: 3000556
          instr_beg: 45
                                           Test Assembly:
          instr end: 6000117
#1
          BrCom_beg: 17
                                           # li t2, 0x400
          BrCom_end: 1000036
          BrMis_beg: 15
                                           li t1, 0x1
          BrMis and: 1888844
                                          li t3, 0x3
      \vee WATCH
                                          li t4, 0x4
9
                                          li t5, 0x5
                                          li t6, 0x6
                                          li a0, 0x0
                                          lui al, 0xF4
                                           add a1, a1, 0x240
                                           REPEAT:
                                              add a0, a0, 1
                                              add t3, t3, t1
                                              sub t4, t4, t1
                                              add t5, t5, t1
                                              sub t6, t6, t1
                                              bne a0, a1, REPEAT # Repeat the loop
                                           . end
```



```
Firmware.dis
                                                 7 PIO Home
C Test.c
            Test Assembly S
src > C Test.c > ...
         uartInit();
         pspEnableAllPerformanceMonitor(1);
         pspPerformanceCounterSet(D PSP COUNTER0, E CYCLES CLOCKS ACTIVE);
         pspPerformanceCounterSet(D PSP COUNTER1, E INSTR COMMITTED ALL);
         pspPerformanceCounterSet(D PSP COUNTER2, E BRANCHES COMMITTED);
         pspPerformanceCounterSet(D PSP COUNTER3, 51);
         cyc beg = pspPerformanceCounterGet(D PSP COUNTER0);
         instr beg = pspPerformanceCounterGet(D PSP COUNTER1);
         BrCom beg = pspPerformanceCounterGet(D PSP COUNTER2);
         BrMis beg = pspPerformanceCounterGet(D PSP COUNTER3);
         Test Assembly();
         cyc end = pspPerformanceCounterGet(D PSP COUNTER0);
         instr end = pspPerformanceCounterGet(D PSP COUNTER1);
         BrCom end = pspPerformanceCounterGet(D PSP COUNTER2);
         BrMis end = pspPerformanceCounterGet(D PSP COUNTER3);
         printfNexys("Cycles = %d", cyc end-cyc beg);
         printfNexys("Instructions = %d", instr end-instr beg);
         printfNexys("BrCom = %d", BrCom end-BrCom beg);
         printfNexys("12-bit Immediate Instructions = %d", BrMis end-BrMis beg);
         while(1);
```





c. On-board execution:



```
blatformio.ini
                                C Test.c
                                              i PIO Home
                                                             ✓ Test_Assembly.S X
src > ASM Test_Assembly.S
      .text
      Test Assembly:
                                 # Disable Dual-Issue Execution
      li t1, 0x1
      li t3, 0x3
      li t4, 0x4
 13 li t5, 0x5
 14 li t6, 0x6
 15 li a0, 0x0
 16 li a1, 1000
      REPEAT:
         add a0, a0, 1
        sub t4, t4, t1
         add t5, t5, t1
         bne a0, a1, REPEAT # Repeat the loop
      . end
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
> Executing task: platformio device monitor <
--- Available filters and text transformations: colorize, debug, default, direct,
--- More details at https://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Cycles = 3413
Instructions = 6071
BrCom = 1019
12-bit Immediate Instructions = 2029
```