## **TASKS**

<u>TASK</u>: Examine the processor elements included in Figure 1 in the Verilog code and explain how they work.

- The elements shown in the Decode stage (Register File, Instruction Register and Control Unit) can be found in modules **dec**, **dec\_decode\_ctl** and **dec\_gpr\_ctl**.
- The elements shown in the EX1 stage can be found in modules exu and exu\_alu\_ctl.
- The elements shown in the FC1 stage can be found in modules ifu and ifu\_ifc\_ctl.

# FC1 Stage:

2:1 Multiplexer: Module ifu\_ifc\_ctl

```
278 assign ifc_fetch_addr_f1[31:1] = ( ({31{exu_flush_final}} & exu_flush_path_final[31:1]) | 279 ({31{exu_flush_final}} & ifc_fetch_addr_f1_raw[31:1]));
```

5:1 Multiplexer: Module ifu\_ifc\_ctl

```
150 | assign fetch_addr_bf[31:1] = ( {{31{miss_sel_flush}} & exu_flush_path_final[31:1]) | // FLUSH path | ({31{sel_miss_addr_bf}} & miss_addr[31:1]) | // MISS_path | ({31{sel_btb_addr_bf}} & {ifu_bp_btb_target_f2[31:1]}) | // BTB_target | ({31{sel_last_addr_bf}} & {ifc_fetch_addr_f1[31:1]}) | // Last_cycle | ({31{sel_next_addr_bf}} & {fetch_addr_next[31:1]})); // SEQ_path |
```

Adder for sequential address: Module ifu\_ifc\_ctl

```
185 assign {overflow_nc, fetch_addr_next[31:1]} = {({{1'b0, ifc_fetch_addr_f1[31:4]} + 29'b1), 3'b0};
```

### EX1 Stage:

Comparator: Module exu\_alu\_ctl

```
145 assign eq = a_ff[31:0] == b_ff[31:0];
```

It compares the two operands:

- If they are equal: eq=1.
- If they are different: eq=0.
- Adder for the branch target address: Module exu\_alu\_ctl

It computes the addition of the PC and the offset.

LOGIC: Module exu\_alu\_ctl



actual\_taken contains the resolution of the branch direction: 1 if the branch must be taken and 0 if it must be not-taken. For example:

- o If the instruction is a beq (ap.beq==1) and the two operands are equal  $(eq==1) \rightarrow actual taken = 1$
- o If the instruction is a bne (ap.bne==1) and the two operands are different  $(ne==1) \rightarrow actual taken = 1$
- o If the instruction is a jal (any\_jal==1) the branch must be taken → actual taken = 1

The branch has been mispredicted (cond\_mispredict=1) if it was predicted taken (ap.predict\_t = 1) and it must be not-taken (actual\_taken = 0), or if it was predicted not-taken (ap.predict\_nt = 1) and it must be taken (actual\_taken = 1)

```
237 assign flush_upper = ( ap.jal | cond_mispredict | target_mispredict) & valid_ff & ~flush & ~freeze;
```

The pipeline must be flushed if it was mispredicted (cond\_mispredict=1), the instruction is valid (valid ff=1), and the pipeline is not being flushed or frozen.

<u>TASK</u>: Explain how signal flush\_upper is generated in module exu\_alu\_ctl from signal eq, control signals ap.beq, ap.predict\_t and ap.predict\_nt, and some other signals.

LOGIC: Module exu\_alu\_ctl

actual\_taken contains the resolution of the branch direction: 1 if the branch must be taken and 0 if it must be not-taken. For example:

- o If the instruction is a beq and the two operands are equal → actual\_taken = 1
- o If the instruction is a bne and the two operands are different → actual\_taken = 1
- o If the instruction is a jal the branch must always be taken → actual\_taken = 1



The branch has been mispredicted (cond\_mispredict=1) if it was predicted taken (ap.predict\_t = 1) and it is not actually taken (actual\_taken = 0), or if it was predicted not taken (ap.predict\_nt = 1) and it is actually taken (actual\_taken = 0)


```
assign flush_upper = ( ap.jal | cond_mispredict | target_mispredict) & valid_ff & ~flush & ~freeze;
```

The pipeline must be flushed if it was mispredicted (cond\_mispredict=1), the instruction is valid (valid ff=1), and the pipeline is not being flushed or frozen.

<u>TASK</u>: Analyse in the Verilog code the effect of signals <code>exu\_flush\_final</code>, <code>exu\_flush\_upper\_e2</code>, <code>exu\_i0\_flush\_final</code> and <code>exu\_i1\_flush\_final</code> in EX1 and in the stages preceding it: FC1, FC2, Align, and Decode. For this analysis, it can be useful to use the simulations from Section 2.B, where you can include the signals that you need.

Solution not provided.

**TASK**: Modify Figure 1 to include the values of each signal shown in Figure 3 in cycles i, i+1, and i+2.




**TASK**: Modify the program from Figure 2 to make the first branch instruction retrieve its input operands through forwarding.

Solution not provided.

**TASK**: Modify Figure 1 to include the values of each signal shown in Figure 4 in cycles i, i+1, and i+2.





**TASK**: Analyse the operation of the two multiplexers from FC1 with the example from Figure 2, examining the signals under different circumstances.

For example, analyse how fetch is accomplished for sequential execution (i.e. a group of instructions with no branches). You will see that, in the SweRV EH1 processor, the operation in this case is as follows:

- In the even cycles, the fetch\_addr\_next is selected using the 5:1 multiplexer, which contains the current Fetch Address (ifc\_fetch\_addr\_f1) plus 16, thus reading the next sequential 128-bit bundle of instructions (remember that an I\$ read provides 128 bits).
- In the odd cycles, the <code>ifc\_fetch\_addr\_f1</code> is selected using the 5:1 multiplexer, thus no new instructions are fetched.

This way, four 32-bit instructions are fetched every 2 cycles, which is the same rate of instructions needed by the Decode stage (2 instructions per cycle).

Note that in the processors from DDCARV the PC is simply incremented by four in every cycle (for sequential execution) to fetch one instruction per cycle.

Also modify the program from Figure 2 to create new scenarios. For example, you can add some A-L instructions after the taken branch and see how they are flushed after the redirection.


### **SEQUENTIAL EXECUTION:**

Using the following sources:

- Program from: [RVfpgaPath]/RVfpga/Labs/Lab14/LW Instruction ExtMemory
- Tcl Script from: [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab16/test\_SequentialExecution.tcl

We can obtain the following simulation in Verilator:





We can see that every two cycles a new 128-bit bundle is fetched.


<u>TASK</u>: In Lab 15, we analysed how RAW data hazards are resolved in the Commit stage by means of the Secondary ALUs. Similar to the A-L instructions that we studied in that lab, a conditional branch instruction can have a RAW data hazard with a previous multi-cycle operation that must be resolved at commit time. If the branch is determined to have been mispredicted, the pipeline must be flushed and redirected from the Commit stage. Analyse this situation using a slightly modified version of the program from Figure 2, provided at [RVfpgaPath]/RVfpga/Labs/Lab16/BEQ\_Instruction\_HazardCommit, and the .tcl file provided in that same folder.

# Code generated:

```
addi t5.t5.1
 198: 001f0f13
la0: 00000013
                                       nop
1a8: 00000013
                                      nop
1b0: 00000013
1b4: 00000013
1b8: 07de0463
1bc: 00000013
                                      beg t3.t4.220 <0UT>
                                      nop
1c0: 00000013
1c4: 00000013
                                      nop
1c8: 00000013
1cc: 00000013
                                      nop
1d0: 00000013
1d4: 00000013
1d8: 001e8e93
1dc: 00000013
1e0: 00000013
1e4: 00000013
                                      nop
                                      nop
le8: 00000013
lec: 00000013
                                      nop
1f0: 00000013
1f4: 00000013
1fc: 00000013
       f85e0ce3
                                            t3,t0,198 <L00P>
204: 00000013
                                      qon
                                       nop
20c: 00000013
214: 00000013
```



#### **Verilator Simulation:**




The beq instruction (0xf85e0ce3) is decoded, goes through EX1 (where it executes on the wrong operands), goes through EX2 and EX3, and then it goes through Commit where it executes again on the correct operands, triggering a flush and redirection (flush\_upper = exu flush final = 1).

**TASK**: In the example from Figure 2, remove all the nop instructions and analyse the simulation. Then compute the IPC with the Performance Counters by executing the program on the board.

Enable the branch predictor used in SweRV EH1 (by commenting out the two initial instructions in Figure 2) and analyse the simulation and the execution on the board.

Compare the two experiments and explain the results.


### Naïve Branch Predictor:





IPC = 262 / 393 = 0.67

#### **Gshare Branch Predictor:**





8

IPC = 262 / 131 = 2

The IPC is ideal when using the Gshare BP but it is far from ideal when using the Naïve BP due to the flush and redirect caused by the second branch instruction.

**TASK**: Analyse all these hashing modules and try to get an idea of how they work and how they are used in the Gshare BP structures.

Solution not provided.

**TASK**: Analyse how the access to these two structures is performed.

Solution not provided.

**TASK**: Analyse how select signal of the 5:1 multiplexer is computed.

Solution not provided.

<u>TASK</u>: Analyse how the predicted target address (ifu\_bp\_btb\_target\_f2) is obtained from the value read in the BTB (btb\_rd\_tgt\_f2[11:0]) and the Fetch Address at FC2 (ifc fetch addr f2[31:4]).

Module ifu\_bp\_ctl:



<u>TASK</u>: Analyse the RAS implemented in the SweRV EH1 processor. An internet search will also give additional information about the operation of this structure (for example <a href="http://www-classes.usc.edu/engr/ee-s/457/EE457\_Classnotes/ee457\_Branch\_Prediction/EE560\_05\_Ras\_Just\_FYI.pdf">http://www-classes.usc.edu/engr/ee-s/457/EE457\_Classnotes/ee457\_Branch\_Prediction/EE560\_05\_Ras\_Just\_FYI.pdf</a>).

Solution not provided.

TASK: Analyse how the Global History Register is updated.

Solution not provided.

## **EXERCISES**

1) Implement a Bimodal Branch Predictor and compare its performance with respect to the Gshare BP.

Solution not provided.

2) (The following exercise is based on exercise 4.25 from the book "Computer Organization and Design – RISC-V Edition", by Patterson & Hennessy ([HePa]).) Consider the following loop:

```
LOOP: lw x10, 0(x13)
lw x11, 4(x13)
add x12, x10, x11
add x13, x13, -8
bnez x12, LOOP
```

Assume that perfect branch prediction is used (in the case of SweRV EH1, we can emulate this behaviour by simply avoiding the first iteration), that the pipeline has full forwarding support (again, this is the case in SweRV EH1), and that branches are resolved in the EX1 stage.

a. Show a simulation for the second and third iterations of this loop. Explain the behaviour obtained. You can use the program provided at [RVfpgaPath]/RVfpga/Labs/Lab16/HePa\_Exercise-4-25.



