## **TASKS**

TASK: Verify that these 32 bits (0x0042a303) correspond to instruction lw t1, 4 (t0) in the RISC-V architecture.

## $0x0042a303 \rightarrow 00000000100 00101 010 00110 0000011$

imm<sub>11:0</sub> = 000000000100 rs1 = 00101 = x5 (t0) funct3 = 010 rd = 00110 = x6 (t1) op = 0000011

From Appendix B of DDCARV:

op	funct3	funct7	Type	Instruction		Description	Operation	
0000011 (3)	010	_	I	lw rd,	imm(rs1)	load word	rd =	[Address] <sub>31:0</sub>



Name	Register Number	Use		
zero	<b>x</b> 0	Constant value 0		
ra	x1	Return address		
sp	<b>x</b> 2	Stack pointer		
gp	<b>x</b> 3	Global pointer		
tp	x4	Thread pointer		
t0-2	x5-7	Temporary variables		
s0/fp	x8	Saved variable / Frame pointer		
s1	<b>x</b> 9	Saved variable		
a0-1	x10-11	Function arguments / Return values		
a2-7	x12-17	Function arguments		
s2-11	x18-27	Saved variables		
t3-6	x28-31	Temporary variables		


<u>TASK</u>: Replicate the simulation from Figure 4 on your own computer. Follow the next steps (as described in detail in Section 7 of the GSG):

- If necessary, generate the simulation binary (*Vrvfpgasim*).
- In PlatformIO, open the project provided at: [RVfpgaPath]/RVfpga/Labs/Lab13/LW Instruction DCCM.
- Correct the path to the RVfpga simulation binary (Vrvfpgasim) in file platformio.ini.
- Generate the simulation trace with Verilator (Generate Trace).
- Open the trace using GTKWave.
- Use file scriptLoad.tcl (provided at [RVfpgaPath]/RVfpga/Labs/Lab13/LW\_Instruction\_DCCM/) to open the same signals as the ones shown in Figure 4. For that purpose, on GTKWave, click on File → Read Tcl Script File and select the scriptLoad.tcl file.
- Click on Zoom In ( ) several times and move to 18600ps.

Solution provided in main document of Lab 13.

TASK: Extend the simulation from Figure 4 to include the signals shown in Figure 6, which are explained below.







**TASK**: Locate the structures and signals from Figure 6 in the Verilog files of the SweRV EH1 processor.

Solution not provided.

**TASK**: Include signal 1su p in the simulation from Figure 4 and analyse its bits according to this description.

See the simulation above. We can see that when the load is decoded lsu p = 0x14001:

- valid = 1. The instruction is valid.
- load = 1. It is a load.
- word = 1. The size of the access is word.

<u>TASK</u>: Analyse in the Verilog code the path followed by the two inputs to the LSU (exu\_lsu\_rs1\_d and dec\_lsu\_offset\_d) from the sources where they are obtained. Several modules are involved in this process: **dec**, **exu**, **lsu**. Analyse the behaviour of these signals for other instructions.

The base address can come from the Register File or from the Bypass, either from Way-0 or Way-1.

The offset comes from the 32 bits of the instruction at Way-0 or Way-1.



<u>TASK</u>: Analyse the implementation of the two adders from the DC1 stage, which are instantiated in module **Isu\_Isc\_ctl**. We provide guidance in Figure 7 below by showing the implementation of these adders.

## File beh lib.sv:

```
module rvlsadder
          input logic [31:0] rs1,
          input logic [11:0] offset,
255
          output logic [31:0] dout
          );
         logic
                              cout;
         logic
                              sign;
         logic [31:12]
                              rsl inc;
         logic [31:12]
                              rs1 dec;
         assign {cout,dout[11:0]} = {1'b0,rs1[11:0]} + {1'b0,offset[11:0]};
         assign rs1_inc[31:12] = rs1[31:12] + 1;
         assign rs1 dec[31:12] = rs1[31:12] - 1;
         assign sign = offset[11];
                                                           rs1[31:12]) |
         assign dout[31:12] = ({20{
                                     sign ^~
                                              cout}} &
                                                      & rs1 inc[31:12])
                              ({20{
                                    ~sign &
                                              cout}}
                                                      & rs1 dec[31:12]);
                              ({20{
                                     sign 🍇
                                              ~cout}}
276
```

File Isu\_Isc\_ctl.sv:



TASK: In the program from Figure 2, try different access sizes (byte, half-word) and unaligned accesses. To do so, change the offset or the access type from lw to lb (load byte) or lh (load half-word). For example, if you change the offset from 4 to 3, the load word instruction performs an unaligned access to the 32-bits starting at address 0xF0040003, as shown in Figure 8. Analyse the value of signals lsu\_addr\_dc1[31:0] (or full\_addr\_dc1[31:0]) and end\_addr\_dc1[31:0] under these different situations. In Lab 20 we analyse this situation from the internals of the DCCM.




0000017C

99

00000000

00000800





The values of signals <code>lsu\_addr\_dc1[31:0]</code> and <code>end\_addr\_dc1[31:0]</code> communicate to Memory the starting and final address of the access: <code>0xF0040003</code> and <code>0xF0040007</code>. Two words are read (<code>0x000000002</code> and <code>0x000000008</code>) and the final word is extracted in the Aligner (<code>0x000008000</code>).

TASK: In the program from Figure 2, compare the value of signals dccm\_data\_lo\_dc2[31:0] and dccm\_data\_hi\_dc2[31:0] when doing a lw to address 0xF0040004 and to address 0xF0040003.

Above you can see the two simulations.

- lw to address 0xF0040004

```
dccm_data_lo_dc2[31:0]: 0x00000008 dccm data hi dc2[31:0]: 0x000000008
```

Both signals contain the value read from the requested address.

- 1w to address 0xF0040003

```
dccm_data_lo_dc2[31:0]: 0x00000002 (value from address 0xF0040000) dccm data hi dc2[31:0]: 0x00000008 (value from address 0xF0040004)
```

TASK: Analyse the Align, Merge, and Error Check logic used in the Verilog code in modules Isu\_dccm\_ctl and Isu\_ecc.

Solution not provided.

<u>TASK</u>: In the program from Figure 2, compare the value of signal lsu\_result\_corr\_dc3[31:0] when doing a lw to address 0xF0040004 and to address 0xF0040003.

Above you can see the two simulations.



- 1w to address 0xF0040004

lsu result corr dc3[31:0]: 0x00000008

It contains the value read from the requested address.

- lw to address 0xF0040003

lsu result corr dc3[31:0]: 0x00000800

It contains the value read from the requested address. Take into account that RISC-V is little-endian.

TASK: Analyse in the Verilog code how signal addr external dc1 was computed in the DC1 stage in module Isu\_addrcheck.



```
if (DCCM ENABLE == 1) begin:
                              Gen dccm enable
   rvrangecheck #(.CCM SADR(`RV DCCM SADR),
                   .CCM SIZE(`RV DCCM SIZE)) start addr dccm rangecheck (
      .addr(start addr dc1[31:0]),
      .in range(start addr in dccm dc1),
      .in region(start addr in dccm region dc1)
   rvrangecheck #(.CCM SADR(`RV DCCM SADR),
                   .CCM SIZE(`RV DCCM SIZE)) end addr dccm rangecheck (
      .addr(end addr dc1[31:0]),
      .in range(end addr in dccm dc1),
      .in region(end addr in dccm region dcl)
end else begin: Gen_dccm_disable // block: Gen_dccm_enable
  assign start_addr_in_dccm_dcl = '0;
assign start_addr_in_dccm_region_dcl = '0;
   assign end_addr_in_dccm_dcl = '0;
assign end_addr_in_dccm_region_dcl = '0;
 if (ICCM ENABLE == 1) begin : check iccm
  assign addr in iccm = (start addr dc1[31:28] == ICCM REGION);
 assign addr in iccm = 1'b0;
rvrangecheck #(.CCM_SADR(`RV_PIC_BASE_ADDR),
               .CCM SIZE(`RV PIC SIZE)) start addr pic rangecheck (
   .addr(start addr dc1[31:0]),
   .in_range(start_addr_in_pic_dc1),
   .in region(start addr in pic region dc1)
rvrangecheck #(.CCM SADR(`RV PIC BASE ADDR),
               .CCM SIZE(`RV PIC SIZE)) end addr pic rangecheck (
   .addr(end addr dc1[31:0]),
   .in range(end addr in pic dc1),
   .in region(end addr in pic region dc1)
assign addr in dccm dcl
                                = (start addr in dccm dcl & end addr in dccm dcl);
                                = (start addr in pic dcl & end addr in pic dcl);
       addr in pic dcl
       addr external dcl = ~(addr in dccm dcl | addr in pic dcl); //~addr in dccm region dcl
```



Module **rvrangecheck** is used to check the requested address:

- If it is within the DCCM/ICCM address range (lines 80-107), in which case signal addr in dccm dc1 = 1
- If it is within the PIC address range (lines 108-123), in which case signal addr\_in\_pic\_dc1 = 1
- If it is not in any of these address ranges, then it is at the DDR External Memory, in which case: addr\_external\_dc1 = 1

TASK: Verify that these 32 bits (0x0062a023) correspond to instruction sw t1,0(t0) in the RISC-V architecture.

## $0x0062a023 \rightarrow 0000000 00110 00101 010 00000 0100011$

From Appendix B of DDCARV:

31:25 24:20 19:15 14:12 11:7 6:0

imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	ор	S-Type

op	funct3	funct7	Type	Instruction	Description	Operation
0100011 (35)	010	_	S	sw rs2, imm(rs1)	store word	$[Address]_{31:0} = rs2$

<u>TASK</u>: Replicate the simulation from Figure 12 on your own computer. Follow the next steps (as described in detail in Section 7 of the GSG):


- If necessary, generate the simulation binary (*Vrvfpgasim*).



- Open in PlatformIO the project provided at: [RVfpgaPath]/RVfpga/Labs/Lab13/SW\_Instruction\_DCCM.
- Update the path to the RVfpga simulation binary (Vrvfpgasim) in file platformio.ini.
- Generate the simulation trace with Verilator (Generate Trace).
- Open the trace on GTKWave.
- Use file *scriptStore.tcl* (provided at [RVfpgaPath]/RVfpga/Labs/Lab13/SW\_Instruction\_DCCM/) to display the same signals as the ones shown in Figure 4. For that purpose, in GTKWave, click on File → Read Tcl Script File and select the *scriptStore.tcl* file.
- Click on Zoom In ( ) several times and move to 17900ps.

Solution provided in the main document of Lab 13.

<u>TASK</u>: Analyse in the simulation the load instruction that follows the store to verify that the value has been correctly written to the DCCM. You will need to add some of the signals from Figure 4 and Figure 6 to analyse the load.





**TASK**: Extend the basic analysis performed in this section for the sw instruction in a similar way as the advanced analysis performed for the lw instruction in Section 2.B.

Solution not provided.

TASK: Analyse unaligned stores to the DCCM, as well as sub-word stores: store byte (sb) or store half-word (sh).

Solution not provided.


TASK: Replicate the simulation from Figure 17 on your own computer. Use file test\_Blocking.tcl (provided at

[RVfpgaPath]/RVfpga/Labs/Lab13/LW\_Instruction\_ExtMemory). Zoom In ( ) several times and move to 16940ps.

Solution provided in the main document of Lab 13.

<u>TASK</u>: Modify the program from Figure 15 in order to analyse an unaligned load access that needs to send two addresses to the External Memory through the AXI Bus.





<u>TASK</u>: Add to the simulation the signals that control the multiplexers (in the DC3 and Commit stages in Figure 16) that select the data provided by the DDR External Memory. You can find these multiplexers at the following lines of the Verilog code:

- 2:1 Multiplexer: Line 264 of module Isu\_Isc\_ctl.
- 3:1 Multiplexer: Line 2277 of module dec\_decode\_ctl.
- A .tcl file that you can use is provided at: [RVfpgaPath]/RVfpga/Labs/Lab13/LW\_Instruction\_ExtMemory/test\_Blocking\_Extended.tcl





<u>TASK</u>: It can also be interesting to analyse the AXI Bus implementation for accessing the DRAM Controller, for which you can inspect the **Isu bus intf** module.

Solution not provided.

TASK: Replicate the simulation from Figure 18 on your own computer. Use file *scriptStoreBuffer.tcl* (provided at [RVfpgaPath]/RVfpga/Labs/Lab13/SW\_Instruction\_DCCM). Zoom In ( ) several times and move to 17900ps.

Solution provided in the main document of Lab 13.

TASK: Modify the program from Figure 11 in order to have two outstanding stores and perform a similar analysis to the one from Figure



18.

Solution not provided.