RVfpga System Modifications

In this document we summarize the changes that you must make to the RVfpga System to complete the exercises in RVfpga Labs 6-10. This RVfpga System extended version, available at [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/RVfpga_Solutions/src, includes all of the changes together. We describe the specific changes necessary for completing each of the lab exercises here.

Exercises that require changes to the RVfpga System are:

- Lab 6 Exercise 3
- Lab 6 Exercise 4
- Lab 7 Exercise 3
- Lab 8 Exercise 2
- Lab 9 Exercise 2



Lab 6 – Exercise 3. Extend RVfpgaNexys to access the five on-board pushbuttons.

rvpfganexys.xdc

rvpfganexys.sv

```
50     inout wire [4:0] i_pb,
267     .io_data2     (i_pb[4:0]),
```

swervolf_core.v

```
85 inout wire [4:0] io_data2,
```

```
wire [4:0] en_gpio2;
                        gpio2_irq;
wire [4:0]
                        i gpio2;
wire [4:0] o gpio2;
bidirec gpio2 0 (.oe(en_gpio2[0] ), .inp(o_gpio2[0] ), .outp(i_gpio2[0] ), .bidir(io_data2[0] ));
bidirec gpio2 1 (.oe(en_gpio2[1] ), .inp(o_gpio2[1] ), .outp(i_gpio2[1] ), .bidir(io_data2[1] ));
bidirec gpio2 2 (.oe(en_gpio2[2] ), .inp(o_gpio2[2] ), .outp(i_gpio2[2] ), .bidir(io_data2[2] ));
bidirec gpio2 3 (.oe(en_gpio2[3] ), .inp(o_gpio2[3] ), .outp(i_gpio2[3] ), .bidir(io_data2[3] ));
bidirec gpio2 4 (.oe(en_gpio2[4] ), .inp(o_gpio2[4] ), .outp(i_gpio2[4] ), .bidir(io_data2[4] ));
gpio_top gpio2_module(
    .wb_clk_i (clk),
                                       (wb_rst),
                                       (wb m2s_gpio2_cyc),
({2^b0,wb_m2s_gpio2_adr[5:2],2'b0}),
(wb_m2s_gpio2_dat),
          .wb_adr
          .wb_dat_i
          .wb we i
                                       (wb_m2s_gpio2_we),
                                       (wb_m2s_gpio2_stb),
(wb_s2m_gpio2_dat),
          .wb stb i
          .wb dat o
                                       (wb_s2m_gpio2_ack),
          .wb_ack_o
                                       (wb_s2m_gpio2_err),
(gpio2_irq),
          .wb inta o
          .ext pad i
                                         (i_gpio2[4:0]),
          .ext pad o
                                         (o_gpio2[4:0]),
          .ext_padoe_o (en_gpio2));
```

- wb_intercon.vh

```
76  // GPI02
77  wire [31:0] wb_m2s_gpio2_adr;
78  wire [31:0] wb_m2s_gpio2_dat;
79  wire [3:0] wb_m2s_gpio2_sel;
80  wire  wb_m2s_gpio2_we;
81  wire  wb_m2s_gpio2_cyc;
82  wire  wb_m2s_gpio2_cti;
83  wire [2:0] wb_m2s_gpio2_cti;
84  wire [1:0] wb_m2s_gpio2_bte;
85  wire [31:0] wb_s2m_gpio2_dat;
86  wire  wb_s2m_gpio2_ack;
87  wire  wb_s2m_gpio2_err;
88  wire  wb_s2m_gpio2_tty;
```



wb intercon.v

```
| Memory | M
```



Lab 6 – Exercise 4. Design another controller for the five on-board pushbuttons. In contrast to the previous exercise, in this case you must implement your own GPIO controller in Verilog/SystemVerilog.

- rvpfganexys.xdc

rvpfganexys.sv

```
50     inout wire [4:0] i_pb,
267     .io_data2     (i_pb[4:0]),
```

swervolf core.v

swervolf_syscon.v

271

```
input wire [4:0] i_gpio2,

reg [4:0] i_gpio2_reg;

always @(posedge i_clk) begin
    i_gpio2_reg[4:0] <= i_gpio2[4:0];

end

//0x1B-0x1F</pre>
```

o_wb_rdt <= {27'd0, i_gpio2_reg[4:0]};



Lab 7 – Exercise 3. Modify the controller described in this lab so that the 8-digit 7-segment displays can show any combination of ON/OFF LEDs.

- swervolf_syscon.v

```
// Eight-Digit 7 Segment Displays
               Segments Digit0;
       [6:0]
[6:0]
[6:0]
[6:0]
               Segments Digit1;
                Segments Digit2;
                Segments_Digit3;
               Segments Digit4;
               Segments Digit5;
       [6:0]
[6:0]
                Segments Digit6;
               Segments_Digit7;
 SevSegDisplays_Controller SegDispl_Ctr(
                        (i clk),
                        (i_rst),
(segments_Digit0),
   .Segments_Digit0
   .Segments_Digit1
                        (Segments_Digit1),
   .Segments Digit2
                         (Segments Digit2),
   .Segments Digit3
                         (Segments Digit3),
   .Segments_Digit4
                         (Segments_Digit4),
   .Segments_Digit5
                         (Segments_Digit5),
   .Segments_Digit6
                         (Segments_Digit6),
   .Segments Digit7
                         (Segments Digit7),
                         (AN),
(Digits_Bits)
```



```
input wire
input wire
                                                                                                              rst_n,
                                                                                             rst_n,
[6:0] Segments_Digit0,
[6:0] Segments_Digit1,
[6:0] Segments_Digit2,
[6:0] Segments_Digit3,
[6:0] Segments_Digit4,
[6:0] Segments_Digit4,
[6:0] Segments_Digit6,
[6:0] Segments_Digit7,
[7:0] AN,
[6:0] Digits_Bits);
                                                               input wire
336
337
338
                                                               input wire
input wire
                                                               input wire
input wire
                                                               output wire
342
343
344
345
346
                   wire [(COUNT_MAX-1):0] countSelection;
wire overflow_o_count;
                    counter #(COUNT MAX) counter20(clk, ~rst n, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 16'b0, countSelection, overflow o count);
                    wire [ 7:0] [7:0] enable;
                                   enable[0]
                                                               (8'hfe);
                                  n enable[0] = (8'hfe);
n enable[1] = (8'hfd);
n enable[2] = (8'hff);
n enable[3] = (8'hf7);
n enable[4] = (8'hef);
n enable[5] = (8'hdf);
n enable[6] = (8'hdf);
n enable[6] = (8'hdf);
                    SevSegMux
364
365
366
367
368
                         .DATA WIDTH(8),
                    Select Enables
                         .IN DATA(enable),
                         .OUT DATA(AN),
                         .SEL(countSelection[(COUNT_MAX-1):(COUNT_MAX-3)])
                   wire [ 7:0] [6:0] digits_concat;
                                   digits_concat[0] = Segments_Digit0;
digits_concat[1] = Segments_Digit1;
digits_concat[2] = Segments_Digit2;
digits_concat[3] = Segments_Digit3;
digits_concat[4] = Segments_Digit4;
digits_concat[5] = Segments_Digit5;
digits_concat[6] = Segments_Digit5;
383
384
                                   digits_concat[6] = Segments_Digit6;
digits_concat[7] = Segments_Digit7;
                    SevSegMux
388
389
390
391
                        .DATA_WIDTH(7),
.N_IN(8)
                    Select Digits
392
393
394
395
396
397
                         .IN DATA(digits concat),
.OUT_DATA(Digits_Bits),
.SEL(countSelection[(COUNT_MAX-1):(COUNT_MAX-3)])
```



Lab 8 – Exercise 2. Modify RVfpgaNexys so that it connects the PWM output signal of the timer to one of the two tri-color LEDs available on the Nexys A7 board.

- rvpfganexys.xdc

```
## RGB LEDs
set_property -dict { PACKAGE_PIN R12 | IOSTANDARD LVCMOS33 } [get_ports { LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
set_property -dict { PACKAGE_PIN N15 | IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
```

rvpfganexys.sv

```
270 .pwm_pad_o_ptc2 (pwm_pad_o_ptc2),
271 .pwm_pad_o_ptc3 (pwm_pad_o_ptc3),
272 .pwm_pad_o_ptc4 (pwm_pad_o_ptc4),
```

```
assign LED16_B = pwm_pad_o_ptc2;
assign LED16_R = pwm_pad_o_ptc3;
assign LED16_G = pwm_pad_o_ptc4;
```

- swervolf_core.v

```
90 output wire pwm_pad_o_ptc2,
91 output wire pwm_pad_o_ptc3,
92 output wire pwm_pad_o_ptc4,
```



```
wire
                       ptc2 irq;
          ptc_top timer_ptc2(
                .wb clk i
                               (clk),
                               (wb_rst),
                               (wb_m2s_ptc2_cyc),
({2'b0,wb_m2s_ptc2_adr[5:2],2'b0}),
                .wb cyc i
                .wb_adr_i
                .wb dat
                               (wb m2s ptc2 dat),
                .wb sel i
                               (4'b1111),
                               (wb m2s ptc2 we),
                .wb we i
                               (wb_m2s_ptc2_stb),
(wb_s2m_ptc2_dat),
                .wb_stb_i
                .wb dat o
                               (wb s2m ptc2 ack),
                .wb ack o
                .wb_err_o
                               (wb_s2m_ptc2_err),
                .wb inta o
                               (ptc2 irq),
                .gate clk pad i (),
                .capt_pad_i (),
                .pwm pad o (pwm pad o ptc2),
                .oen padoen o ()
                       ptc3 irq;
          ptc top timer ptc3(
                .wb clk i
                               (clk),
                               (wb_rst),
                               (wb_m2s_ptc3_cyc),
({2'b0,wb_m2s_ptc3_adr[5:2],2'b0}),
                .wb adr i
                .wb_dat_i
                               (wb_m2s_ptc3_dat),
                               (4'b1111),
                .wb sel i
                               (wb_m2s_ptc3_we),
                .wb we i
                .wb stb i
                               (wb m2s ptc3 stb),
                .wb dat o
                               (wb_s2m_ptc3_dat),
                               (wb s2m ptc3 ack),
                .wb ack o
                .wb err o
                               (wb s2m ptc3 err),
                .wb_inta_o
                               (ptc3_irq),
                // External PTC Into
.gate_clk_pad_i (),
                .capt pad i (),
                .pwm_pad_o (pwm_pad_o_ptc3),
                .oen padoen o ()
479
                       ptc4 irq;
          ptc top timer ptc4(
                .wb clk i
                               (clk),
                               (wb rst),
                .wb rst i
                .wb_cyc_i
                               (wb_m2s_ptc4_cyc),
                               ({2'b0,wb m2s ptc4 adr[5:2],2'b0}),
                .wb adr i
                               (wb_m2s_ptc4_dat),
                .wb dat i
                .wb sel i
                               (wb_m2s_ptc4_we),
                .wb_we_i
                .wb stb i
                               (wb m2s ptc4 stb),
                .wb dat o
                               (wb s2m ptc4 dat),
                .wb_ack_o
                               (wb s2m ptc4 ack),
                .wb err o
                               (wb s2m ptc4 err),
                .wb inta o
                               (ptc4 irq),
                .gate_clk_pad_i (),
                .capt_pad_i (),
                .pwm_pad_o (pwm_pad_o_ptc4),
                .oen padoen o ()
```



wb_intercon.vh

```
(wb m2s ptc2 adr),

(wb m2s ptc2 dat),

(wb m2s ptc2 sel),

(wb m2s ptc2 we),

(wb m2s ptc2 cyc),

(wb m2s ptc2 cti),

(wb m2s ptc2 cti),

(wb m2s ptc2 bte),

(wb m2s ptc2 dat),

(wb s2m ptc2 ack),

(wb s2m ptc2 err),

(wb s2m ptc2 rty),
 .wb_ptc2_adr_o
.wb_ptc2_dat_o
.wb_ptc2_sel_o
.wb_ptc2_we_o
.wb_ptc2_cyc_o
.wb_ptc2_stb_o
.wb_ptc2_cti_o
.wb_ptc2_bte_o
.wb_ptc2_btc_o
.wb_ptc2_dat_i
.wb_ptc2_ack_i
.wb_ptc2_err_i
.wb_ptc2_rty_i
                                                                                             (wb_m2s_ptc3_adr),
(wb_m2s_ptc3_dat),
(wb_m2s_ptc3_sel),
(wb_m2s_ptc3_cyc),
(wb_m2s_ptc3_cyc),
(wb_m2s_ptc3_cti),
(wb_m2s_ptc3_cti),
(wb_m2s_ptc3_bte),
(wb_m2s_ptc3_bte),
(wb_m2s_ptc3_dat)
.wb_ptc3_dat_o
.wb_ptc3_sel_o
.wb_ptc3_we_o
.wb_ptc3_cyc_o
.wb_ptc3_stb_o
 .wb_ptc3_cti_o
.wb_ptc3_bte_o
                                                                                              (wb_s2m_ptc3_dat),
(wb_s2m_ptc3_ack),
(wb_s2m_ptc3_err),
(wb_s2m_ptc3_rty),
 .wb_ptc3_dat_i
.wb_ptc3_ack_i
  .wb_ptc3_err_i
.wb_ptc3_rty_i
                                                                                            (wb m2s ptc4 adr),

(wb m2s ptc4 dat),

(wb m2s ptc4 sel),

(wb m2s ptc4 we),

(wb m2s ptc4 ve),

(wb m2s ptc4 cti),

(wb m2s ptc4 cti),

(wb m2s ptc4 bte),

(wb m2s ptc4 dat),

(wb s2m ptc4 ack),

(wb s2m ptc4 err),

(wb s2m ptc4 err),
.wb_ptc4_adr_o
.wb_ptc4_dat_o
.wb_ptc4_sel_o
.wb_ptc4_we_o
 .wb_ptc4_cyc_o
.wb_ptc4_stb_o
  .wb_ptc4_cti_o
.wb_ptc4_bte_o
   .wb_ptc4_dat_i
.wb_ptc4_ack_i
   .wb_ptc4_err_i
.wb_ptc4_rty_i
```

wb_intercon.v



```
| March ADMR (13: homosope, 32:homoslee, 32:
```



Lab 9 – Exercise 2. Expand RVfpgaNexys so that it includes a second interrupt source through IRQ4 that comes from the second GPIO that you included in Lab 6 for controlling the on-board pushbuttons.

swervolf_core.v

```
234 .gpio2_irq (gpio2_irq),
```

swervolf_syscon.v

```
input wire gpio2_irq,

// GPIO Interrupt through IRQ4. Enable by setting bit 0 of word 0x80001018
if (irq_gpio_enable & (gpio_irq | gpio2_irq)) begin
| | sw_irq4 <= 1'b1;
end</pre>
```