

## **Agenda**

- What is Time Sync?
- Time Sync supported features
- Time Sync not supported features
- Time Sync stack diagram
  - PTP stack to application layer
  - Time Sync HAL to PTP stack layer
  - APIs from Low level driver layer
- Time Sync PTP Sequence diagram
- Multi-core Time-synchronization design

## What is Time Sync?

- Time Sync is a PDK transport library developed to provide uniform IP abstracted PTP support to CPSW & ICSS IPs.
- Time Sync library utilizes hardware timestamping provided by CPTS(CPSW) or IEP(ICSS) to enable time synchronization with better accuracy
- Time Sync library consists of two parts:
  - Time Sync HAL
  - Time Sync Protocol (PTP)

### Time Sync HAL:

- HAL provides an uniform API to the protocol layer by abstracting CPSW and EMAC APIs
- HAL provides Timer and PTP frame transmission/reception APIs

### **Time Sync Protocol:**

• Protocol layer implements TI-RTOS based PTP stack with generic time sync capabilities

## Time Sync supported features

- Configurations expected from application:
  - Device configurations: Master/Boundary/Transparent/Ordinary slave
  - Step-mode configuration: Two-step
  - Network protocol: IEEE802.3.
  - Delay mechanism: P2P
  - PPS configuration

#### APIs expected from Low-level network driver:


- DMA APIs:
  - Tx & Rx packet submit/retrieve functions
  - Tx & Rx event notify
- Hardware timer functions:
  - Get Tx/Rx timestamp
  - Get time, Set time
  - Periodic pulse
  - Set compensation (PPM)



## Time Sync not supported features

- Best Master Clock algorithm
  - Currently, the first announce message sender is assumed as master
- PTP management frame handling
- IPv4/ IPv6 PTP frame handling
- Not tested on CPSW2G, AM3xxx/AM4xxx/AM5xxx platforms

## Time Sync stack diagram



TimeSync driver layer refers to Time sync HAL abstracting underlying network driver layer

## **APIs to PTP stack layer**

hTimeSync = TimeSync\_open(&timeSyncConfig)

#### Timer APIs

- TimeSync\_getTxTimestamp(hTimeSync, txFrameType, txPort, seqId, &nanoseconds, &seconds)
- TimeSync\_getRxTimestamp(hTimeSync, rxFrameType, rxPort,seqld, &nanoseconds, &seconds)
- TimeSync\_getCurrentTime(hTimeSync, &nanoseconds, &seconds)
- TimeSync\_setClockTime(hTimeSync, nanoseconds, seconds)
- TimeSync\_adjTimeSlowComp(hTimeSync, adjOffset, interval)


#### Packet Tx/Rx APIs APIs

- TimeSync\_getPtpFrame(hTimeSync, &buff, &size, &portNum)
- TimeSync\_sendPtpFrame(hTimeSync, &buff, size, portNum)


### SoC/ Use case specific APIs

For AM335x & AM437x

TimeSync\_ecapEdmaConfig(ecapEdmaConfig)




**APIs from Low level driver layer** 



TimeSync API	CPSW API	ICSS API
TimeSync_getTxTimestamp	CPSW_CPTS_IOCTL_LOOKUP_EVENT	IEP register read/writes
TimeSync_getRxTimestamp	CPSW_CPTS_IOCTL_LOOKUP_EVENT	un
TimeSync_getCurrentTime	CPSW_CPTS_IOCTL_PUSH_TIMESTAMP_EVENT	un
TimeSync_setClockTime	CPSW_CPTS_IOCTL_LOAD_TIMESTAMP	un
TimeSync_adjTimeSlowComp	CPSW_CPTS_IOCTL_SET_TS_PPM	"" (For AM335x & AM437x ECAP config API)
TimeSync_getPtpFrame	CpswDma_retrieveRxPackets	ICSS_EmacRxPktGet
TimeSync_sendPtpFrame	CpswDma_submitTxReadyPackets	ICSS_EmacTxPacket



## Time Sync Configuration (parameters from PTP to HAL)



- protocol (Annex D/E/F)
- deviceCfg (MC/OC/TC/BC)
- StepMode
- VLAN Configuration
- PPS configuration (PPS: interval, callback function)
- Port mask

frameNotifyCfg


timeSyncConfig

- txNotifyCb
- txNotifyCbArg
- rxNotifyCb
- rxNotifyCbArg

socConfig

- socVersion
- ipVersion


# Sequence diagram



### Multi – core Time Synchronization (similar to phc2sys in Linux)


# Remote Core Time-sensitive **Application** Remote core's Timer Coupling is done periodically **CPTS Timer**

### **Time Sync Router Configuration**



- Coupling between remote core's timer and CPTS timer is done through Hardware push events of CPTS and Time Sync Router(TSR).
- With this a linear relation is established between CPTS & remote timer.
- Once the relation is established, remote core can independently use this coupled timer.

### Multi – core Time Synchronization (similar to phc2sys in Linux)



### **Multi – core Time Synchronization sequence**



- 2. Sets up DM TIMER[14-19] / GTC0 and enable periodic PWM output/ HW push output
- Call CpswProxy\_registerRemoteTimer with timer Information & call back function.

6. With two consecutive Hw push Time stamp values, the DMTIMER/GTC to CPTS clock rate ratio and linear relationship are established

$$T = r * t + C$$

T – Synchronized Time (CPTS time)

- r Rate ratio
- t Local Timer Value
- C Constant value




Call back with Event Info

Hw Push Time stamp value N

Call back with Event Info

Hw Push Time stamp value N+1

Register HW Push



- 1. R5 runs PTP and synchronizes with the external master clock
- 4. Allocates a Hardware Push Instance.
  - Configures TSR to map the DM Timer's PWM to the HW Push Instance
  - Save the callback for the Hardware Push Instance

.

When hardware push event occurs, remote core's registered callback is called with CPTS timer value.

Next Hw Push event





© Copyright 2020 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty.

Use of this material is subject to TI's **Terms of Use**, viewable at TI.com