

Logic Gates


- **Perform logic functions:**
 - inversion (NOT), AND, OR, NAND, NOR, etc.
- **Single-input:**
 - NOT gate, buffer
- **Two-input:**
 - AND, OR, XOR, NAND, NOR, XNOR
- **Multiple-input**

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <53>




Single-Input Logic Gates



$$Y = \overline{A}$$

A	Y
0	1
1	0



$$Y = A$$


A	Y
0	0
1	1

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <54>




Single-Input Logic Gates

NOT

$$Y = \overline{A}$$

A	Y
0	1
1	0

BUF

$$Y = A$$

A	Y
0	0
1	1

FROM ZERO TO ONE


© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <55>




ELSEVIER

Two-Input Logic Gates

AND

$$Y = AB$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR

$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

FROM ZERO TO ONE


© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <56>




ELSEVIER

Two-Input Logic Gates

AND

$$Y = AB$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR

$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

FROM ZERO TO ONE

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <57>



More Two-Input Logic Gates

XOR

$$Y = A \oplus B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND

$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR

$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XNOR

$$Y = \overline{A \oplus B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

FROM ZERO TO ONE

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <58>




More Two-Input Logic Gates

XOR

$$Y = A \oplus B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND


$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NOR

$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XNOR

$$Y = \overline{A \oplus B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

FROM ZERO TO ONE

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <59>



Multiple-Input Logic Gates

NOR3

$$Y = \overline{A+B+C}$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

AND4

$$Y = ABCD$$

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


FROM ZERO TO ONE

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <60>



Multiple-Input Logic Gates

NOR3

$$Y = \overline{A+B+C}$$

AND4

$$Y = ABCD$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

- Multi-input XOR: Odd parity

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <61>



Logic Levels

- Discrete voltages represent 1 and 0
- For example:
 - 0 = *ground* (GND) or 0 volts
 - 1 = V_{DD} or 5 volts
- What about 4.99 volts? Is that a 0 or a 1?
- What about 3.2 volts?

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <62>



Logic Levels

- *Range* of voltages for 1 and 0
- Different ranges for inputs and outputs to allow for *noise*

FROM ZERO TO ONE

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <63>



What is Noise?

FROM ZERO TO ONE


© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <64>



What is Noise?

- **Anything that degrades the signal**
 - E.g., resistance, power supply noise, coupling to neighboring wires, etc.
- **Example:** a gate (driver) outputs 5 V but, because of resistance in a long wire, receiver gets 4.5 V

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <65>



The Static Discipline



- With logically valid inputs, every circuit element must produce logically valid outputs
- Use limited ranges of voltages to represent discrete values

© Digital Design and Computer Architecture, 2nd Edition, 2012

Chapter 1 <66>







V_{DD} Scaling

- In 1970's and 1980's, $V_{DD} = 5 \text{ V}$
- V_{DD} has dropped
 - Avoid frying tiny transistors
 - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
- Be careful connecting chips with different supply voltages

Chips operate because they contain magic smoke

Proof:

- if the magic smoke is let out, the chip stops working



Logic Family Examples

Logic Family	V_{DD}	V_{IL}	V_{IH}	V_{OL}	V_{OH}
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVC MOS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7

