


Combinational Building Blocks

- Multiplexers
- Decoders

Multiplexer (Mux)

- Selects between one of N inputs to connect to output
- $\log_2 N$ -bit select input – control input
- Example:

2:1 Mux



S	D_1	D_0	Y	S	Y
0	0	0	0	0	D_0
0	0	1	1	1	D_1
0	1	0	0		
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		


Multiplexer Implementations

- **Logic gates**

- Sum-of-products form


	D_0	D_1	∞	01	11	10
S	0	0	0	0	1	1
0	0	0	0	1	1	1
1	0	1	1	1	1	0

$$Y = D_0 \bar{S} + D_1 S$$



- **Tristates**

- For an N-input mux, use N tristates
- Turn on exactly one to select the appropriate input




Logic using Multiplexers

- Using the mux as a lookup table


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$Y = AB$




Logic using Multiplexers

- Reducing the size of the mux



Decoders


- N inputs, 2^N outputs
- One-hot outputs: only one output HIGH at once



A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




Decoder Implementation




Logic Using Decoders

- OR minterms




Timing

- Delay between input change and output changing
- How to build fast circuits?



Propagation & Contamination Delay


- **Propagation delay:** $t_{pd} = \max$ delay from input to output
- **Contamination delay:** $t_{cd} = \min$ delay from input to output



Propagation & Contamination Delay

- Delay is caused by
 - Capacitance and resistance in a circuit
 - Speed of light limitation
- Reasons why t_{pd} and t_{cd} may be different:
 - Different rising and falling delays
 - Multiple inputs and outputs, some of which are faster than others
 - Circuits slow down when hot and speed up when cold

Critical (Long) & Short Paths



Critical (Long) Path: $t_{pd} = 2t_{pd_AND} + t_{pd_OR}$

Short Path: $t_{cd} = t_{cd_AND}$




Glitches

- When a single input change causes multiple output changes

Glitch Example



- What happens when $A = 0, C = 1, B$ falls?





	AB	C	Y
0	00	0	1
1	01	0	0
0	11	0	0
0	10	0	0
1	00	1	1
1	01	1	1
1	11	1	1
0	10	1	0

$$Y = \overline{A}\overline{B} + BC$$

Glitch Example (cont.)



Fixing the Glitch



Why Understand Glitches?

- Glitches don't cause problems because of **synchronous design** conventions (see Chapter 3)
- It's important to **recognize** a glitch: in simulations or on oscilloscope
- Can't get rid of all glitches – simultaneous transitions on multiple inputs can also cause glitches