

### Job 1: Barrel Shifter

This is a bit shifter used to shift the bit array by rolling it like a barrel. We implement a 4 bit barrel shifter using four 4x1 multiplexers.

#### Code:


```
//mux code start
module mux(i1,i2,i3,i4,op,control);
input i1,i2,i3,i4;
input [1:0] control;
output reg op;
always @*
begin
case(control)
2'b00: op = i1;
2'b01: op = i2;
2'b10: op = i3;
2'b11: op = i4;
default : op=i1'bz;
endcase
end
endmodule
//mux code ends

//barrel code starts
module barrel_shifter(w,s,y);
input [3:0] w;
input [1:0] s;
output [3:0] y;
mux m1(w[3],w[0],w[1],w[2],y[3],s);
mux m2(w[2],w[3],w[0],w[1],y[2],s);
mux m3(w[1],w[2],w[3],w[0],y[1],s);
mux m4(w[0],w[1],w[2],w[3],y[0],s);
endmodule
//barrel code ends
```

#### Code for testbench:

```
1 module test_barrel_shifter;
2 wire [3:0] y;
3 reg [3:0] w;
4 reg [1:0] s;
5 barrel_shifter bs(w,s,y);
6 initial
7 begin
8 $dumpfile("dump.vcd"); $dumpvars;
9 w=5;s=0;
10 #50 w=5; s = 1;
11 #50 w=5; s = 2;
12 #50 w=5; s = 3;
13 #50 w=7; s = 0;
14 #50 w=7; s = 1;
15 #50 w=7; s = 2;
16 #50 w=7; s = 3;
17 end
18 endmodule
```

#### Waveform:



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

#### Explanation:


5(10)--> 0101(2)

doing 5 shift 1----> 1010 which is equivalent 2 a

doing 5 shift 2----> 0101 which is equal to 5

The same has been demonstrated by our waveform which validates the functioning of the circuit.

## Diagram:



## Job 2: 32-bit ALU

We use behavioral code to a 32 bit ALU with a total of 8 operations

Operation	Input	32 bit Output
Clear	000	0
Addition	001	A + B
Subtraction	010	A - B
A * 2	011	Left shift
A / 2	100	Right Shift
A AND B	101	A & B
A OR B	110	A   B
A XOR B	111	A ^ B

## Code:

```

1 module alu(a,b,op,out);
2 input [31:0] a,b;
3 input [2:0] op;
4 output reg [31:0] out;
5 always @*
6 begin
7   case(op)
8   0: out = 0;
9   1: out = a+b;
10  2: out = a-b;
11  3: out = a << 1;
12  4: out = a >> 1;
13  5: out = a & b;
14  6: out = a | b;
15  7: out = a ^ b;
16 endcase
17 end
18 endmodule

```

## Code for testbench:

```

1 module test_alu;
2 wire [31:0] out;
3 reg [31:0] a,b;
4 reg [2:0] op;
5 alu uut(a,b,op,out);
6 initial
7 begin
8   $dumpfile("dump.vcd"); $dumpvars;
9   a = 5; b = 3; op = 0;
10  #50 a = 5; b = 3; op = 1;
11  #50 a = 5; b = 3; op = 2;
12  #50 a = 5; b = 3; op = 3;
13  #50 a = 5; b = 3; op = 4;
14  #50 a = 5; b = 3; op = 5;
15  #50 a = 5; b = 3; op = 6;
16  #50 a = 5; b = 3; op = 7;
17 end
18 initial #500 $finish;
19 endmodule
20

```

## Waveform:



To revert to EPWave opening in a new browser window, set that option on your user page.

\*as it is behavioural code, the validation of the circuit(with output of correct results self-explains the code)

### Job 3: 4-to-2 Priority Encoder

We make a 4 bit priority encoder for encoding 4 lines into 2 lines using 2 methods

- 1) CaseX statements
- 2) For loop

## Truth Table:

Inputs				Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$V$
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

### a) CaseX Statement:

#### Code:

```
1 module four_to_two_casex(d,out,v);
2 input [3:0] d;
3 output reg v;
4 output reg [1:0] out;
5 always@(d)
6 begin
7 casex(d)
8 4'b1xxx: out = 2'b11;
9 4'b01xx: out = 2'b10;
10 4'b001x: out = 2'b01;
11 4'b0001: out = 2'b00;
12 default: out = 2'bzz;
13 endcase
14 if(d==4'b0000)
15 begin
16 assign v = 1'b0;
17 end
18 else
19 begin
20 assign v = 1'b1;
21 end
22 end
23 endmodule
```

#### Code for Testbench:

```
1 module test_four_to_two_casex;
2 wire [1:0]out;
3 wire v;
4 reg [3:0] d;
5 four_to_two_casex uut(d,out,v);
6 initial
7 begin
8 $dumpfile("dump.vcd"); $dumpvars
9 d=5;
10 #10 d = 7;
11 #10 d = 10;
12 #10 d = 12;
13 #10 d = 6;
14 #10 d = 2;
15 #10 d = 14;
16 end
17 initial #100 $finish;
18 endmodule
```

## Waveform:



e: To revert to EPWave opening in a new browser window, set that option on your user page.

## b) For loop

### Code:

```
1 module four_to_two_for(d,out,v);
2 input [3:0] d;
3 output reg v;
4 output reg [1:0] out;
5 integer k;
6 always @(d)
7 begin
8 out=2'bxx;
9 v = 1'b0;
10 for(k = 0;k <4;k= k+1)
11 begin
12 if (d[k])
13 begin
14 out=k;
15 v=1'b1;
16 end
17 end
18 end
19 endmodule
```

### Code for testbench:

```
1 module test_four_to_two_for;
2 wire [1:0]out;
3 wire v;
4 reg [3:0] d;
5 four_to_two_for uut(d,out,v);
6 initial
7 begin
8 d=5;
9 #10 d = 7;
10 #10 d = 10;
11 #10 d = 12;
12 #10 d = 6;
13 #10 d = 2;
14 #10 d = 14;
15 end
16 initial #100 $finish;
17 endmodule
```



e: To revert to EPWave opening in a new browser window, set that option on your user page.

#### Job 4: a) BCD Adder-Subtractor

A BCD adder or subtractor for 4 bits that performs addition or subtraction depending on the operator input. We use behavioral coding.


#### Code:

```
1 module bcd_adder_subtractor(a,b,operation,out,negative);
2 input [3:0] a,b;
3 input operation;
4 output reg [4:0] out;
5 output reg negative;
6 always @(operation)
7 begin
8 if(operation)
9 begin
10 out = a+b;
11 negative = 0;
12 end
13 else
14 begin
15 if(a>=b)
16 begin
17 out = a-b;
18 negative = 0;
19 end
20 else
21 begin
22 out = b-a;
23 negative = 1;
24 end
25 end
26 end
27 endmodule
```

#### Code for testbench:

```
1 module test_bcd_adder_subtractor;
2 wire [4:0] out;
3 wire negative;
4 reg [3:0] a,b;
5 reg operation;
6 bcd_adder_subtractor uut(a,b,operation,out,negative);
7 initial
8 begin
9 $dumpfile("dump.vcd"); $dumpvars;
10 a = 5;b=7;operation = 1;
11 #20 a = 3;b=9;operation = 1;
12 #20 a = 12;b=9;operation = 0;
13 #20 a = 5; b = 2; operation = 1;
14 end
15 initial #100 $finish;
16 endmodule
```

#### Waveform:



e: To revert to EPWave opening in a new browser window, set that option on your user page.

\*correct output validates our circuit

#### Job 4: b) 5 Multiplier

A behavioral code to multiply a 4-bit number by 5.

##### Code:

```
1 module multiplier(num,op);
2 input [3:0] num;
3 output [6:0] op;
4 assign op = ((num<<1)<<1) + num;
5 endmodule
```

##### Code for testbench:

```
1 module test_multiplier;
2 reg [3:0] num;
3 wire [6:0] op;
4 multiplier uut(num,op);
5 initial
6 begin
7 $dumpfile("dump.vcd"); $dumpvars;
8 num = 5;
9 #10 num = 6;
10 #10 num = 4;
11 #10 num = 1;
12 #10 num = 2;
13 #10 num = 3;
14 #10 num = 9;
15 end
16 initial #100 $finish;
17 endmodule
18
```

##### Waveform:

num[3:0]	100	10	11	1001
op[6:0]	10100	1010	1111	101101

Note: To revert to EPWave opening in a new browser window, set that option on your user page.

\*correct code validates the working of our circuit.