


Telescope to Test CMS Pixel Upgrade Detectors




Caleb Fangmeier
on behalf of the CMS Collaboration

UNIVERSITY OF
Nebraska
Lincoln


The innermost layer of the CMS Detector at the LHC is the silicon pixel tracker. The current version of the detector has performed well and been critical to the physics program of CMS. The HL-LHC Upgrade of CMS will replace the entire silicon tracking system. As part of this upgrade, a proposed new section of the pixel tracker will be added in the so-called “very-forward” ($\eta \sim 4$) region of the detector. Because the particles in this region are traveling almost parallel to the magnetic field of the detector, enhanced ϕ sensitivity is required to accurately measure track curvature. Therefore, the proposed detector will reshape the standard $100\mu\text{m} \times 150\mu\text{m}$ pixels to be more sensitive in ϕ , sacrificing precision in ρ . A telescope is being developed for the express purpose of characterizing different pixel geometries. The telescope operates by using eight layers of silicon-strip sensors, with the device-under-test placed with four on each side. A charged-particle beam is directed so it passes through both the strip sensors and the device-under-test. Measurements from the telescope are taken to reconstruct individual particle tracks. These tracks are then compared to data collected from the device-under-test to characterize its performance.

Hardware

Analog Pipeline Chip (APC-128)



Sensor Board




Features

Components

- Each card can be used to measure either x or y track position
- Configuration shown has alternating x and y measurements
- Shared control signals for synchronous data taking
- Individual output channels for fast readout
- Fast readout is critical to minimize downtime

Data Acquisition (DAQ) Board






Features

- Generates the control signals needed by the APC-128s
- 32 ADC Channels to read out all APC128s in parallel, minimizing dead time
- FPGA Board with associated USB hardware enables high-speed communication with online software
- Handles external triggering from a variety of sources via an translator mezzanine card

Components

- 1x *Opal Kelly ZEM4310* with
 - Cyclone IV FPGA
 - 128MB RAM
 - USB-3.0
 - 2x HSMC Connectors
 - 8x AD9219 40MHz/10 bit ADCs
 - 8x RJ-45 Ports
 - 2x 40-Pin 0.1" Header
 - Bias-voltage control relay
 - On-board power regulation

Readout Scheme




- The sensor is a silicon NP-Junction operated in “reverse-bias” mode where all free charge carriers are evacuated
- An energetic charged particle passing through the silicon deposits energy to create free electron-hole pairs which are then separated by the electric field produced by the biasing voltage
- The electrons create a current spike that the readout chip, the APC-128, samples and stores
- Upon receiving a trigger, the APC-128 serializes the analog pulse-height sample from each of the 128 channels

- The analog pulse-heights from the 32 APC-128s in the telescope are digitized by 8 high-speed 4-channel ADCs located on the DAQ board
- The digitized values pass to an FPGA board where they are processed into individual sensor hits
- Digitized values smaller than the noise-suppression threshold are dropped
- The sensor hit data are passed across a USB-3 connection to a PC
- Its job finished, the DAQ Board becomes idle and waits for the next trigger



- Online software organizes the hits into events and stores them to disk
- Since the detector layers can shift in space significantly during operation, alignment must first be done to accurately measure the geometry of the detector
- After alignment, the various layer hits can be combined to construct extremely precise tracks
- The tracks can then be compared for consistency with the data collected in parallel from the device-under-test, and, using the telescope as the ground truth, establish performance characteristics

APC-128 Testboard



A custom board was developed for gaining familiarity with the APC-128 chip, and for testing different control and readout schemes. It features:

- 1x APC-128 (bottom of board)
- 40-Pin header for supplying control signals
- 1x RJ-45 jack for testing differential output stage
- Automatic and manual adjustment of analog reference voltages



References

- “Proposal for RD Related to the Module and Sensor Design for the Phase-2 Upgrade of the CMS Forward Pixel Detector” A. Dominguez et al. *CMS Document 12163-v1*
- PCB Design Files: <https://github.com/cfangmeier/VFPIX-telescope-PCB>
- Software Repository <https://github.com/cfangmeier/VFPIX-telescope-Code>

Contact Information

- Email: cfangmeier2@huskers.unl.edu
- Phone: +1 (402) 768 1358

Acknowledgments

- Beat Meier & Tilman Rohe of **The Paul Scherrer Institute**
- Frank Meier of **Heidelberg University**
- Aaron Dominguez & Rachel Bartek of **Catholic University of America**
- Brian Farleigh & Bob Kelty of **University of Nebraska - Lincoln**