Power

File: power.kicad_sch

RF front end

File: rf.kicad_sch

ADC and clock

File: adc_clk.kicad_sch

USB 3 bridge

File: usb.kicad_sch

FPGA


File: fpga.kicad_sch

Direct-sampling HF SDR: AD9649 + ECP5 + FT601 (see ~/collab/projects/usb3-sdr/notes)

Sheet: /
File: usb3-sdr.kicad_sch

Title: usb3-sdr Rev A

Size: A3	Date: 2026-10-22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 1/6




Labels sit on pin endpoints: connectivity is exact, layout is not tidied
Generated by kicad/gen/build.py from design.py (datasheet-verified pin maps)

Sheet: /Power/
File: power.kicad_sch

Title: usb3-sdr Rev A: Power

Size: User	Date: 2026-10-22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 2/6





Labels sit on pin endpoints: connectivity is exact, layout is not tidied
Generated by kicad/gen/build.py from design.py (datasheet-verified pin maps)

Sheet: /RF front end/
File: rf.kicad_sch

Title: usb3-sdr Rev A: RF front end

Size: User	Date: 2026-10-22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 3/6






Labels sit on pin endpoints: connectivity is exact, layout is not tidied
Generated by kicad/gen/build.py from design.py (datasheet-verified pin maps)

Sheet: /ADC and clock/
File: adc_clk.kicad_sch


Title: usb3-sdr Rev A: ADC and clock


Size: User	Date: 2026-10-22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 4/6





Labels sit on pin endpoints: connectivity is exact, layout is not tidied
Generated by kicad/gen/build.py from design.py (datasheet−verified pin maps)


Sheet: /USB 3 bridge/		
File: usb.kicad_sch		
Title: usb3−sdr Rev A: USB 3 bridge		
Size: User	Date: 2026−10−22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 5/6









































Labels sit on pin endpoints: connectivity is exact, layout is not tidied
Generated by kicad/gen/build.py from design.py (datasheet-verified pin maps)

Sheet: /FPGA/
File: fpga.kicad_sch

Title: usb3-sdr Rev A: FPGA

Size: User	Date: 2026-10-22	**Rev: A0**
KiCad E.D.A. 9.0.9		Id: 6/6