SX18/20/28AC to SX48/52BD Conversion Considerations



Application Note 15
Stephen Holland
August 1999

1.0 Overview

Although the SX18/20/28AC and SX48/52BD share the same basic architecture, there are some differences that the designer should be aware of. This document will help the designer to understand the differences between these devices, and the software changes that may need to be implemented.

2.0 SX48/52BD Changes

The SX48/52BD expands on the same basic architecture as the SX18/20/28AC, sharing an identical instruction set and feature set, with the following additional features and changes:

- 4Kx 12 bits EE/Flash program memory rated for 10000 rewrite cycles
- 262 x 8 bits SRAM
- Five 8-bit ports on SX52BD; one 4-bit, and four 8-bit ports on SX48BD
- Two 16-bit timers with 8-bit prescalers supporting:
 - Software Timer mode
 - PWM mode
 - Simultaneous PWM/Capture mode
 - External Event mode
- Port LVL, PLP, ST, and Direction registers are read/write
- RTCC interrupt flag
- · Ability to disable clock during SLEEP mode
- Selectable delay reset timeout period (DRT)

See the SX48/52BD datasheet for more detail.

Additional features will be made available in the production release revision of SX48/52BD. See section 4.0 for more detail.

3.0 Conversion Considerations

Almost all software written for the SX18/20/28AC can be converted for use with SX48/52BD with only minor modifications. The object code compiled specifically for the SX18/20/28AC will not operate on the SX48/52BD, as the FUSE and FUSEX registers do not have compatible bit assignments.

Scenix $^{\text{TM}}$ and the Scenix logo are trademarks of Scenix Semiconductor, Inc. All other trademarks mentioned in this document are property of their respective componies.

3.1 MODE Register

The MODE register value on the SX48/52BD has been expanded to use 5 bits. This provides the additional address pointers to include read capability for the port ST, LVL, PLP, and direction registers. In the SX18/20/28AC, the MODE register address pointer required only 4 bits and the following instruction alone can be used to modify the MODE register:

mov M,#

With SX48/52BD however, this instruction will not modify all 5 bits of the MODE register to correctly point to entire range of registers pointed to by MODE, as the mov M,# instruction only has a 4-bit operand. When all 5-bits of the MODE register need to be modified, the following instructions should be used instead:

mov W,#

This will ensure that all 5-bits of the MODE address pointer are written.

3.2 Device Configuration Registers

The SX device has 2 registers (FUSE and FUSEX) that are used to configure various optional modes of operation.

The SX48/52BD have different FUSE and FUSEX bit assignments from SX18/20/28AC. Depending on the assembler or tool used, the directives, device configuration or FUSE/FUSEX assignment will need to be modified. For this reason, all object code targeted for SX18/20/28AC will need to be re-compiled with SX48/52BD as the target device.

The FUSE and FUSEX assignment directives vary depending on the tool vendor, and assembler being used. See the assembler manual for details on the different directives for each SX device.

3.2.1 SX48/52BD FUSE Word (Read/Program at 1FFFh in main memory map)

TURBO	SYNC	OPTIONX	STACKX	ĪRC	DIV2	DIV1	DIV0	CP	WDTE	FOSC1	FOSC0	
11	10	9	8	7	6	5	4	3	2	1	0	
	_											
TURBO		bo mode enat										
SYNC	•	nchronous inpu	•	turbo	mode):							
	0 =											
ODTIONIV	1 =											
OPTIONX		•	FION register extension enable: OPTION register increased from six to eight bits for RTW and RTW_IE									
	0 =		-			_				IE		
STACKX	1 =		l register is s		•	•		torcec	1 to 1)			
IRC		ck extension e ernal RC oscill		be initi	alized to	0 (8 ie)	vei)					
IKC	0 =			اريم برايا	lad law	06034	vooldy pi	المط اما	iah			
	0 = 1 =		- OSC1 wea I - OSC1 and						-			
DIV2: DIV0		ernal RC oscill		0302	Denave	accoru	ing to FC	J3C1.	F0300			
DIVZ. DIVO	000		ator divider. 4 MH:	7								
	001		2 MH:									
	010		1 MH:									
	011		500 K									
	100		250 K									
	101		125 K									
	110		62.5 k									
	111	Ib =	31.25	KHz								
CP	Cod	de protect ena	ble:									
	0 =	enabled	(FUSE, prog	ram m	emory c	ontents,	and Dev	rice Wo	ord read ba	ack as scrar	nbled data)	
	1 =	disabled	l (FUSE, prog	gram m	nemory o	contents	, and De	vice ID	can be re	ead as norn	nal data)	
WDTE	Wa	tchdog timer e	enable:									
	0 =	disabled										
	1 =	enabled										
FOSC1: FO	OSC0 Ext	ernal oscillato	r configuration	n (valid	d when I	RC = 1)	:					
	00b	D = LP - low	power cryst	al								
	10b	o = HS - high	HS – high speed crystal									
	01b		XT – normal crystal									
	11b		Rc network - External RC network connected to OSC1 and OSC2 is pulled high by a weak pullup internally OSC2/OUT output)									

3.2.2 SX48/52BD FUSEX Word (Read/Program via Programming Command)

SLEEPCLK	WDRT2: WDRT0			CF	IRCTR	RIM2 : IRC	TRIM0	Unu	ısed	BOR0	BOR0:BOR0	
11	10	9	8	7	6	5	4	3	2	1	0	

SLEEPCLK 0 = Enable the operation of the clock during power down mode (to allow fast startup)

1 = Disable clock operation during power down mode (to reduce power consumption)

WDRT2: WDRT0

Delay Reset Timer (DRT) timeout period. This 3-bit field can be used to specify the DRT timeout period

that results in an automatic wake-up from the power down mode:

101 = 0.06 msec110 = 7.68 msec

111 = 18.4 msec (default)

000 = 60 msec001 = 480 msec010 = 960 msec011 = 1920 msec

For fast start-up from the power down mode, clear the SLEEPCLK bit and set the WDRT2:WDRT0 field to 100. This will keep the clock operating during the power down mode and allow a zero start-up delay.

CF Carry Flag- makes the carry flag an input to ADD and SUB instructions.

IRCTRIM2: IRCTRIM0

Internal RC Oscillator Trim. This 3-bit field adjusts the operation of the internal RC oscillator to make it operate within the target frequency range of 4.0 MHz plus or minus 8%. Parts are shipped from the fac-

tory untrimmed. The device relies on the programming tool to provide trimming.

000b = minimum frequency 111b = maximum frequency

each step approx. 3%

BOR1: BOR0 Brown-Out Reset; factory preset values. Bits should not be changed unless brown-out feature is to be

disabled.

00b = brown-out enabled (4.2V)

01b = (reserved)10b = (reserved)

11b = brown-out disabled

3.2.3 Future FUSE/FUSEX changes

Some additional changes related to bit assignments will be introduced in the production release revision of SX48/52BD. See Section 4.0 for more details on these improvements.

3.3 Data Memory

The SX18/20/28AC data memory is a RAM-based register set consisting of 136 general-purpose registers and seven special-purpose registers. The SX48/52BD data memory has been expanded to consist of 262 generalpurpose registers and nine special-purpose registers. All of these registers are eight bits wide.

In the SX18/20/28AC devices, the data memory is organized into 8 banks, designated bank 0 through bank 7, each containing 16 registers, plus an additional bank of 16 "global" registers. Because the registers are organized into banks or "files," these memory-mapped registers are called "file registers." The SX48/52BD devices are similiar, with the exception that data memory is organized into 16 banks, designated bank 0 through bank F, each containing 16 registers, plus an additional bank of 16 "global" registers.

3.3.1 Addressing Modes

Each SX instruction that accesses a data memory register contains a 5-bit field in the instruction opcode that specifies the register to be accessed. The abbreviation "fr" represents the 5-bit register address designator. For example, the instruction description "mov fr,W" means that a 5-bit value or label must be substituted for "fr" in the instruction, such as "mov \$0F,W" (to move the contents of the working register W into file register 0Fh).

In the SX18/20/28AC devices there are two different addressing modes, called indirect and direct. The addressing mode used for register access depends on the 5-bit "fr" value used in the instruction:

- indirect mode: fr = 00h
- direct mode: fr = 01h through 0Fh

The SX48/52BD devices however, have three different addressing modes, called indirect, direct, and semidirect:

- indirect mode: fr = 00h
- direct mode: fr = 01h through 0Fh

semi-direct mode: fr = 10h through 1Fh

For indirect addressing (fr=00), the File Select Register (FSR) specifies the register to be accessed. FSR is an 8-bit, memory-mapped register (at address 04h) which serves as an 8-bit pointer into data memory for indirect addressing. In this mode, the global register bank and Bank 1 through Bank F are accessible. Bank 0 is not accessible.

For direct addressing (fr=01-0F), the value of "fr" itself specifies the register to be accessed, and the FSR register is ignored. For this addressing mode, only the global register bank is accessible. To gain access to any other bank, you must use either indirect or semi-direct addressing.

For semi-direct addressing (fr=10-1F), the bank number is selected by the four high-order bits of FSR, and the register within that bank is selected by the four low-order bits of "fr." In other words, the register address is obtained by combining the four high-order bits of FSR with the four low-order bits of "fr". In this addressing mode, the low-order bits of FSR are ignored. Bank 0 through bank F are accessible, but the global register bank is not accessible.

Figure 1-1 shows how register addressing works in the indirect, direct, and semi-direct modes. The 16 global registers are always accessible by direct addressing, regardless of what is contained in the FSR register. The global registers are also accessible with indirect addressing, but they are not accessible with semi-direct addressing. Of the 16 global registers, nine are special-purpose registers (RTCC, PC, STATUS, and so on), and six are general-purpose registers. Location 00 is used for indirect addressing (INDF). All of the registers in Bank 0 though Bank F are general-purpose registers.

3.3.2 Special-Function Registers and Globals

The SX48/52BD have all the same special-function registers as the SX18/20/28AC devices. The SX48/52BD devices have two additional I/O ports, RD and RE, which correspond to addresses \$08 and \$09 respectively. For this reason, user-assignable global memory starts from address \$0A, instead of \$08 on the SX18/20/28AC. Therefore, there are only 6 user-assignable global data memory locations available instead of the 8 locations available on SX18/20/28AC. Some code may need to be rewritten to limit the use of global memory locations.

3.3.3 BANK Switching

In order to access data memory locations across other banks on the SX18/20/28AC devices, the upper 3-bits of the FSR served as a pointer to the current bank being accessed.

On the SX48/52BD devices however, the upper 4-bits of the FSR must serve as a pointer to the current bank being accessed. To change the contents of the FSR register, the program can either write an eight-bit value to the FSR register or use the "bank" instruction. As the "bank" instruction is a carry-over from the earlier SX18/20/28AC devices, it writes only the three high-order bits in the FSR register, and in addition, clears bit 4 of the FSR. Thus, the "bank" instruction alone, only lets you

quickly change from one even-numbered bank to another (banks \$00, \$20, \$40, \$60, \$80, \$A0, \$C0, \$D0 and \$F0).

```
bank $20
```

To change from one odd-numbered bank to another, bit 4 of the FSR must be set immediately following the BANK instruction as below.

```
bank $10 sb FSR.4
```

Or, another way is to directly write to the FSR through the W register.

```
mov W,$10 mov FSR,W
```

Careful consideration must always be paid to the correct handling of bit 4 in the FSR to ensure that you are pointing to the correct data memory bank.

The "bank" instruction will be modified in the production released revision of SX48/52BD to facilitate bank switching. See Section 4.0 for more details.

3.3.4 BANK 0 Considerations

On the SX18/20/28AC devices, banked data memory addresses with the lower 5-bits of \$00 to \$0F served as "shadow registers" of the SFR registers.

On the SX48/52BD, what was previously "shadow" registers is now the even-numbered banks of data memory. The SFR registers are now a seperate block of registers, addressed from \$00 to \$0F, accessible only via direct and indirect addressing. Bank 0 (data memory address \$00 - \$0F, FSR upper 4 bits \$0) shares the same physical addresses as the SFR registers so deserves special attention. This is the reason for the inclusion of a new addressing mode - semidirect. bank 0 can only be accessed via semidirect addressing, where bit 4 of the operand address must be set, so the operand address created on assembly should be in the range \$10 - \$1F. The upper 4-bits of the FSR would also need to be cleared.

Since bank 0 cannot be accessed via direct or indirect addressing modes, some tool vendors may choose not to support this register bank in debug mode. See the tool vendor's documentation for more information.




Figure 3-1. SX48/52BD, Register Access Modes

3.4 SX48/52BD ADDITIONAL FEATURES

There are several new features specific to the SX48/52BD that were not available in the SX18/20/28AC devices.

3.4.1 Multi-Function Timers

Two additional 16-bit timers with 8-bit prescalers with the following operating modes have been implemented:

- · Software Timer mode
- PWM mode
- Simultaneous PWM/Capture mode
- External Event mode

See the SX48/52BD datasheet for more details.

3.4.2 Interrupt Sources

In addition to the internal Real-Time Clock/Counter (RTCC) interrupt and the external PORT B interrupts, timers T1 and T2 each has three interrupt sources associated with counter overflow, compare match, and input capture. As there is still only one interrupt vector, special attention must be paid in determining the source of interrupt at the beginning of the interrupt service routine (ISR) if multiple sources are enabled. The handling of these interrupts may induce jitter in the timing of Virtual Peripheral TM modules if the RTCC interrupt is enabled along with other interrupt sources.

An RTCC Overflow Flag bit (RTCCOV) has also been added, and contained in the T1CNTB register. This flag is automatically set to 1 when the RTCC overflows from FFh to 00h. This flag stays set until it is cleared by the software. Note that this flag is not related to multi-function timers T1 and T2.

3.4.3 PORT Read Feature

Reading from a data register reads either the voltage levels of the corresponding port pins or the data contained in the port data register depending on the status PORTRD bit that resides in the T2CNTB register.

3.4.4 Delay Reset Timer (DRT)

The FUSEX register contains this 3-bit field which can be used to specify the DRT timeout period that results in an automatic wake-up from the power down mode. Timeout periods of 0.06, 7.68, 18.4, 60, 480, 960 or 1920 msec can be selected.

Note: The DRT timeout period is based on the internal watchdog oscillator clock, so these timeout periods are fixed regardless of the external oscillator clock speed.

3.4.5 Sleep Clock Disable

This FUSEX bit allows the ability to enable the operation of the clock during power down mode to allow fast start-up. Set this bit to 1 to disable clock operation during power down mode (to reduce power consumption).

4.0 SX48/52BD Production Release

The production release version of SX48/52BD will have some features modified either for compatibility with existing SX18/20/28AC devices or as enhancements.

These include:

- Modification of FUSE and FUSEX bit arrangement and features for maximum compatibility with existing SX18/20/28AC devices or enhanced features
- · Removal of PIC 'compatible' features:
 - fixed 1:1 instruction:clock ratio

- fixed 8-level stack
- full 8-bit OPTION register
- Same OSC circuitry and settings as existing SX18/20/28AC devices
- · Selectable BOR threshold
- Modification of DRT timeout period setting for compatibility with existing SX18/20/28AC devices
- · Improved BANK instruction operation

4.1 SX48/52BD FUSE WORD (READ/PROGRAM AT 1FFFH IN MAIN MEMORY MAP)

Unused	SYNC	Unu	sed	IRC/XTL	DIV1/IFBD	DIV0/FOSC2	XTLBUF_EN	CP	WDTE	FOSC1	FOSC0	
11	10	9	8	7	6	5	4	3	2	1	0	
SYNC		•		ous input	t enable							
		0 =		enabled								
		1 =		disabled								
ĪRC					tor enable:							
		0 =				kly pulled low,	-	•	•			
504 51		1 =				OSC2 behave	according to	FOSC1	1: FOSC0			
DIV1: DI	V0	Internal RC oscillator divider:										
		00b =		4 MHz								
		10b =		1 MHz								
		01b =		125 KHz								
		11b =		31.25 KH								
IFBD				•		lator feedback						
		0 =				istor disable (e		•	uired)			
·		1 =				istor enabled (valid when IR	C = 1)				
XTLBUF	_EN	-	Crystal Buffer enable:									
		0 =		•	uffer enable							
		1 =		•	uffer disable	ed						
CP			ode protect enable: - enabled (FUSE, code, and ID memories read back as garbled data)									
		0 =			•			_		1)		
WDTE		1 =			•	e, and ID mem	ories can be re	ead noi	rmally)			
WDTE				g timer er	nable:							
		0 =		disabled								
F0000	F0000	1 =		enabled			DC 4):					
FUSU2:	FUSC0				•	n (valid when I	RC = 1):					
					v power crys		MILI-)					
						stal (32KHz - 1	•					
					•	(32KHz - 10M)	,					
						(1MHz - 24MH (stal (1MHz - 3						
				_		/stal (1MHz - 3 /stal (1MHz - 5						
						/stal (1MHz - 5 /stal (1MHz - 5	,					
				-		,	•	ın(na C	Y KOUT A	utnut)		
		IIID	=	KO HEIW	JIK - USUZ I	s pulled high b	y a weak pullu	ih(iio C	LKOUIO	սւբևւ)		

4.2 SX48/52BD FUSEX WORD (READ/PROGRAM VIA PROGRAMMING COMMAND)

IRCTRIM2 SL	EEPCLK	IRCTRIM1:IF	RCTRIM0	Unused	CF	BOR1	:BOR0 I	BORTR1	:BORTR0	WDRT1	:WDRT0	
11	10	9	8	7	6	5	4	3	2	1	0	
IRCTRIM2:		RC Oscillato										
IRCTRIM0		it operate within the target frequency range of 4.0 MHz plus or minus 8%. Parts are shipped from the factory untrimmed. The device relies on the programming tool to provide trimming.										
		minimum fr										
	111b =	maximum f	requency									
SLEEPCLK	ISleep (Clock Disable	€.									
	0 =	enable ope			•			•		. ,		
	1 =	disable clo	ck operati	on during	power	down r	node (to	reduce p	ower cons	umption)).	
CF	Carry F	lag ADD/SUI	3 enable									
	0 =	carry bit inp	out to ADI	D and SUE	3 instru	uctions.						
	1 =	ADD and S	UB witho	ut carry								
BOR1: BOR0	Sets the	e Brown Out	Reset thr	eshold vol	tage							
	00b =	4.0V										
	10b =	2.6V										
	01b =	2.2V										
	11b =	BOR disab	led									
BORTR1:	Brown-	Out trim bits	(parts are	shipped o	out of f	actory ι	untrimme	ed).				
BORTR0												
	00b =	minimum										
	11b =	maximum										
WDRT1:	Delay F	Reset Timer (DRT) time	eout perio	d							
WDRT0												
	00b =	0.06 msec										
	10b =	18.4 msec										
	01b =	60 msec										
	11b =	960 msec										

4.3 BANK SWITCHING

The BANK instruction will be modified to provide better access to all 16 data memory banks with maximum software efficiency.

In the production release revision of SX48/52BD, the upper 4-bits of the FSR will still serve as a pointer to the current bank being accessed. The BANK instruction however, will only modify FSR bits 4, 5 and 6, without affecting the other bits in the register. This will break up the data memory banks into upper and lower blocks, with a single BANK instruction allowing you quickly change from one upper bank to another, or from lower bank to another. FSR bit 7 will need to be modified by the user to switch from an upper to a lower bank (or vice-versa). This allows the maximum number of register banks to be available with a single BANK instruction, while using the FSR to indirectly address another block of addresses, as well as a more 'intuitive' data memory arrangement.

Lit#: SXL-AN15-02

Sales and Tech Support Contact Information

For the latest contact and support information on SX devices, please visit the Scenix Semiconductor website at www.scenix.com. The site contains technical literature, local sales contacts, tech support and many other features.



1330 Charleston Road Mountain View, CA 94043

Tel.: (650) 210-1500 Fax: (650) 210-8715 E-Mail: sales@scenix.com Web Site: www.scenix.com