Telephony Solutions: V.23 Originate Mode Implementation



1.0 Introduction

Scenix Semiconductor has developed a reference design intended to provide a complete system solution for a V.23 modem operating in originate mode. This document describes the operation of each block of hardware and the operation of key software modules.

Although modem standards have advanced enormously since V.23 was first developed in the 1960's, the standard still exists today. Typically, the applications utilizing V.23 do not require the high data rates provided by modern modems, and significant cost savings can be achieved by choosing a lower-speed, lower-cost design.

The key goal of Scenix V.23 reference design is to provide the end user, typically an engineer, the capability to quickly embed the Scenix solution into any design that requires the use of a low-speed modem. Typical applications that would benefit from a low-cost, low-speed modem include credit-card readers, remote monitoring equipment, alarm systems, set-top-boxes, etc.

Table of Contents

Intro	duction	ction		
Speci	ifications			
2.1	Univers	al Asynchronous Receiver/Transmitter		
2.2	Compac	et AT command set		
2.3	Dual-To	one Multiple-Frequency Generation		
	for Dial	ing		
2.4		nsmission and modulation		
2.5	Data rec	ception and demodulation		
2.6	D/A cor	nversion		
2.7	Filtering	g		
2.8	Hybrid			
Hard	lware			
3.1	Modem	Schematics		
3.2	Block-b	y-Block Schematic Descriptions		
	3.2.1	B1) PPM Filtering		
	3.2.2	B2) Hybrid Circuitry		
	3.2.3	B3 and B4) Input Filtering		
	3.2.4	B6 and B7) FSK Amplification		
Softv	vare			
4.1		Interrupt Service Routine		
	4.1.1	Pulse Position Modulation D/A		
	4.1.2	FSK generation and DTMF generation		
	4.1.3	Receiving FSK		
	4.1.4	Multitasking the Interrupt Service		
		Routine		
	4.1.5	Universal Asynchronous Receiver/		
		Transmitter		
	4.1.6	Transmitting FSK		
4.2		ogram		
	4.2.1	Compact AT command set		
	4.2.2	Hybrid		
	4.2.3	Modem Command Line		
4.3		V.23 Operation - Main Loop		
	4.3.1	FSK Demodulation		
	4.3.2	Data Transmission/FSK Modulation		
	4.3.3	Carrier Detection		
	4.3.4	Exiting Data Mode (Detecting "+++")		
Mode		Latting Data Wode (Detecting +++)		
		Collateral Material - CD-ROM		
		matics		
		eo Codo		

Scenix TM and the Scenix logo are trademarks of Scenix Semiconductor, Inc. Virtual Periphera TM is a trademark of Scenix Semiconductor, Inc.

All other trademarks mentioned in this document are property of their respective componies.

2.0 Specifications

This reference design is designed to meet the following specifications dictated by the V.23 modem standard:

2.1 UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

- 1200 bps
- No Parity
- 8 Data Bits
- 1 Stop Bit
- Hardware Flow Control with 16-byte transmit buffer (CTS, RTS)

2.2 COMPACT AT COMMAND SET

- 64-byte command buffer
- Dial: "ATDTxxxxxxxxxx..."
- Switch from data mode to command mode: "+++"
- Switch from command mode to data mode: "ATO"
- · Hang up: "ATH"
- Initialize: "ATZ"
- Hybrid Optimization "ATY"

2.3 DUAL-TONE MULTIPLE-FREQUENCY GENERATION FOR DIALING

- Tones generated: 697Hz, 770Hz, 852Hz, 941Hz, 1209Hz, 1336Hz, 1477Hz, 1633Hz,
- ± 0.5Hz
- On time = 100ms
- Off time = 100ms
- Off-hook delay time before dialing = 4 s
- D/A conversion provided by filtered PPM output

2.4 DATA TRANSMISSION AND MODULATION

- FSK transmission data rate at 75bps
- Hardware flow control, 16-byte buffer, and 75bps asynchronous transmitter for data rate conversion from 1200bps to 75bps
- Logic '1' (mark) modulated by 390 Hz
- Logic '0' (space) modulated by 450 Hz
- Transmission power = -15dB
- D/A conversion provided by filtered PPM output

2.5 DATA RECEPTION AND DEMODULATION

FSK reception data rate at 1200bps

Logic '1' (mark) demodulated from 1300Hz carrier

Logic '0' (space) demodulated from 2100Hz carrier

Carrier detection

Timed-Zero-Cross algorithm

Carrier Detection

2.6 D/A CONVERSION

 Pulse Position Modulation with maximum output frequency of 154kHz

2.7 FILTERING

- · Low pass filter on PPM output
- · High pass filter on FSK input

2.8 HYBRID

- Four settings provided for automatic hybrid adjustment for various line impedance's
- Hybrid adjusted by outputting signal onto line and measuring fed-back signal with a low-resolution sigma-delta A/D converter

3.0 Hardware

According to the V.23 Specification, the originating (dialing) modem transmits a data rate of 75bps using carrier frequencies of 450Hz and 390Hz. The answering modem transmits data at the rate of 1200bps using carrier frequencies of 2100Hz and 1300Hz. The block diagram in Figure 1 shows the functional blocks required to implement the V.23 origination.

A serial connection to a terminal or PC is required to send commands and data to the modem and to receive data and responses from the modem. The V.23 modem requires connec-

tion of CTS, TXD, and RXD signals. An RS-232 transceiver device such as ICL232 or MAX232 provides the hardware interface to the PC.

The serial connection settings on the terminal or PC should be 1200bps, No Parity, 8 Data Bits, and 1 Stop Bit. Hardware flow control must be enabled, since the transmit rate for the V.23 modem is only 75bps yet the PC will transmit data to the modem at 1200bps. Flow control allows the modem to pause the flow of data from the PC when the transmit-buffer is full.




Figure 3-1. Origination Functional Block Diagram

3.1 MODEM SCHEMATICS

Appendix A shows the complete schematics for the Scenix modem demonstration board. Since this application note only covers V.23 origination, several of the components on this schematic are not necessary. The relevant parts of this schematic for V.23 origination include the output filtering, the 4 hybrid resistors, the transformer, the portion of the opto-isolator that allows the modem to go on- or off-hook, the high-pass filtering on the input, and the amplification circuitry on the input. Performing only origination eliminates these components:

- R17, R16, C25, R15, C18, D5, for ring detection
- U6A and its surrounding discrete components for Caller-ID detection (B5)
- U4B and U4C and their discrete components for low-pass filtering FSK in V.23 answer-mode (B3)
- R6, C9, and C10 for DTMF and Call-Progress detection (A2)

• To simplify the circuit even further, the automatic hybrid adjustment may be removed (A2 + B8) and replaced with a fixed resistor value to ground ($100k\Omega$ for 600Ω line impedance).

3.2 BLOCK-BY-BLOCK SCHEMATIC DESCRIPTIONS

3.2.1 B1) PPM Filtering

The filtering on the pulse-position-modulation output of the SX creates the D/A converter for generating FSK and DTMF signals. The cut-off frequency of the filters should be no higher than the highest frequency generated. In this application, a cut-off frequency of 1700Hz is used, since 1633Hz is the highest frequency generated during normal operation.

This is a dual stage filter. The cutoff frequency for the first stage is:

Fc =
$$(2 * \pi * ((R12^{-1} + R13^{-1})^{-1}) * C22)^{-1}$$

The cutoff frequency for the second stage is

$$Fc = (2 * \pi * R16 * C24)^{-1}$$




Figure 3-2. PPM Output Filtering

3.2.2 B2) Hybrid Circuitry

The hybrid circuitry removes some of the transmitted signal from the received signal. Resistors R19, R21, R22, and R24 choose the appropriate resistor ratio for the line impedance. To match the hybrid to a specific line impedance, the following resistor values are used:

R19 = 450 ohms

R21 = 600 ohms

R22 = 750 ohms

R24 = 900 ohms

For instance, to match the hybrid to a 450-ohm impedance, set P5 as a 0V output and tristate P4, P3, and P2.

The hybrid adjustment circuitry was included because the Scenix Modem demo-board was designed to demonstrate the modem operation internationally. Line impedances vary from country to country; however, the hybrid adjustment circuitry and software is not necessary. Without hybrid adjustment, the four resistors, R19, R21, R22, and R24 can be replaced with a




Figure 3-3. Hybrid Circuitry

CTR-21 Qualifications

To meet CTR-21 specifications, R11 should be replaced by a complex-impedance.




Figure 3-4. Circuitry Change To Meet CTR-21

3.2.3 B3 and B4) Input Filtering

The high-pass filtering removes the remaining low-frequency signal that is transmitted from the received signal.

For V.23 origination, only the high-pass filter is enabled (setting CNTRL3 as a tristate pin enables the output of the filter, setting CNTRL3 as an output disables the output of the filter). The cut-off frequency for the filter in V.23 originate mode is set to $\cong 1200 \text{Hz}$.

$$f_c = (2\pi RC)^{-1}$$

For this circuitry, the following values were chosen:

 $Y = 5.62k\Omega$

 $Z = 2.8k\Omega$

 $C36, C37, C38, C39 = 0.047 \mu F$

For a calculated cut-off frequency of:

$$[2\pi(2.8k\Omega)(0.047\mu F)]^{-1} = 1209Hz$$

Notice that the two 'Y' resistors are double the value of the 'Z' resistors, since they are effectively in parallel and their impedance when combined is $\frac{1}{2}(Z)$, producing the same cut-off frequency.




Figure 3-5. Input Filtering

3.2.4 B6 and B7) FSK Amplification

Since the algorithm for receiving the FSK signal is a zero-cross algorithm, the analog signal is transformed into a digital (+5V and GND) signal by amplifying the received FSK signal into a comparator. The amplification circuitry has a gain of $\cong 20$. C41

provides low-pass filtering to eliminate high-frequency noise. R49 adds hysteresis to the comparator, reducing the effect of noise on the zero-cross signal. R50 can be used raise the zero-cross point on the input signal, but this is not necessary and is left out of this reference design.




Figure 3-6. Rx Gain and Comparator Circuitry

4.0 Software

The software developed for this reference design to support V.23 origination modem has been verified to comply with V.23 specifications (discussed in section 2.0). There are two functions that remain to implement.

- Once dialing has been initiated, modem should cancel dialing if the user presses a key.
- Once carrier is detected, modem should delay another few seconds, and check again, to ensure no false carrier was detected.

4.1 INTERRUPT SERVICE ROUTINE

All Virtual Peripheral modules required for this application are integrated into the interrupt service routine of the modem. Figure 4-1 shows that the interrupt service routine (ISR) branches off to a different routine if the A/D is enabled. This is because the A/D needs to run at a faster rate to get accurate results. The regular ISR services the following tasks:

- · DTMF generation
- 75bps FSK generation
- 1200bps FSK detection
- 1200bps RS-232 transmitter
- 1200bps RS-232 receiver
- PPM D/A
- 16-bit Timer
- · Carrier detection

With a retiw (return from interrupt with value in w register added to RTCC) value of -163, the interrupt occurs every 3.26 μ s, giving an interrupt rate of 307kHz. This interrupt rate is exact, and all calculations can be derived from this rate. Care should be taken that the ISR does not take longer than 3.26 μ s, or an entire interrupt period will be missed.




Figure 4-1. ISR branches

4.1.1 Pulse Position Modulation D/A

The assembly code for the PPM (Pulse Position Modulation) D/A, which runs on every pass of the ISR, is shown below.

A simple PPM modulator is used to perform the Digital to Analog conversion. The resolution of the PPM modulator is 3.26 microseconds, resulting in a maximum output frequency of 154kHz. A low-pass filter with a cutoff of 1.6kHz or greater is used to filter the PPM signal.

On every interrupt, the PPM ISR adds the pwm0_out register to the accumulator register, and the carry flag is moved directly to the PPM pin. A large pwm0_out will cause more frequent carries, producing a larger analog voltage, whereas a small value will produce less frequent carries, producing a smaller analog voltage. An external low-pass filter removes the high-frequency components of the PPM output, producing a steady analog output.

4.1.2 FSK generation and DTMF generation

The sine generators use 16-bit phase accumulators in addition to a table index, to produce a sine wave from a table in the EEPROM of the SX. On each pass of the ISR, the freq_count registers are added to the freq_acc registers, and the table index is incremented if a carry occurs. For very low freq_count values, carries will be less frequent and the index will move

through the table at a lower rate. For higher freq_count values, carry will be more frequent and the index will move through the table at a higher rate.

Only one sine generator is used to generate FSK. To generate DTMF, two sine generators are used and their outputs are summed in the ppm0_out register.

```
; sine_generator1
; (Part of interrupt service routine)
; This routine generates a sine wave with values from the sine table
; at the end of this program. Frequency is specified by the counter. To set
; the frequency, put this value into the 16-bit freq_count register:
; freq_count = FREQUENCY * 6.83671552 (@50MHz)
                            *****************
                bank
                          sine_gen_bank
                clc
                add
                          freq_acc_low,freq_count_low
                add
                          freq_acc_high,freq_count_high
                sc
                jmp
                          :no_change
                          sine_index
                inc
                mov
                          w,sine_index
                          w,#$1f
                and
                call
                          sine_table
                          curr_sine,w
                                                       ;1
                mov
```

4.1.3 Receiving FSK




Figure 4-2. Checking Transition Time for Low Frequency

4.1.3.1 Data reception and demodulation

- FSK reception data rate at 1200bps
- Logic '1' (mark) demodulated from 1300Hz carrier
- Logic '0' (space) demodulated from 2100Hz carrier
- Carrier detection
- Timed-Zero-Cross algorithm
- · Carrier Detection

The FSK receive portion of the modem software is performed completely by the Interrupt Service Routine, with no code required in the mainline routine. FSK receive is enabled via the fsk_rx_en flag in the global flags register. Once enabled, the FSK receive algorithm sets or clears the RS-232 transmit pin, depending on the incoming FSK signal. A timed zero-cross algorithm is used to demodulate the incoming FSK signal. The FSK signal is converted to a square wave by the analog circuitry, and the time elapsed for two transitions is compared to a threshold. The threshold is raised if a low frequency was just detected, and lowered if a high frequency was just detected. This reduces the effects of jitter caused by noise.

Figure 4-2 shows the flowchart for the main part of the FSK-receive algorithm. It runs on every pass of the ISR as long as FSK reception is enabled. The code counts the time between transitions on rb.1. When a transition is detected, the transition count is saved in a temporary register, and a flag is set that indicates to the processing routines that there is data to process. The transition count is re-started from zero.

4.1.3.2 Receiving FSK

Figure 4-3 shows another part of the FSK receive algorithm (FSK_receive_main_2 subroutine), which also runs in the ISR. This routine watches for transition counts that are well over the high frequency/low frequency threshold, and automatically sets the RS-232 transmit pin high the instant that this threshold is exceeded. This routine runs in the task manager.

Figure 4-4 shows the case when a transition occurs on the FSK receive pin (rb.1), which sets the fsk_processing_required flag. The fsk_receive_processing routine (left) then checks the latest transition count for a high frequency. If the current transition count, when added to the previous transition count, does not exceed the threshold, then the current input frequency is high and the RS-232 transmit pin is set low.




Figure 4-3. Checking For a Transition




Figure 4-4. Checking Transition Time For High Frequency

4.1.4 Multitasking the Interrupt Service Routine

To save processing time, a task manager runs all those tasks that do not need to run at the full interrupt speed. The task manager runs one task per interrupt from a table. These tasks include the RS-232 transmitters and receivers, the 75bps FSK synchronizer, the 16-bit timers, and some of the FSK detection processing. The task_switcher variable is a global variable used to keep track of the next task to run.

```
; task_manager
; This portion of the ISR allows 1 of 16 separate tasks to run in each
; interrupt.
*****************
                         task_switcher
               inc
                         w,task_switcher
               mov
                         w,#$0f
               and
               clc
              jmp
                         pc+w
               ;*** TASKS ***
                         fsk_receive_main_2
                                                    ;0
              jmp
              jmp
                         transmit
                                                    ;1
                         receive
                                                    ;2
              jmp
                         fsk_transmit_uart
                                                    ;3
              jmp
                         fsk_receive_main_2
                                                    ;4
               jmp
                         transmit fsk
                                                    ;5
              jmp
              jmp
                         do_timers
                                                    ;6
                         fsk_receive_processing1;7
              jmp
                         fsk_receive_main_2
                                                    ;8
              jmp
                         carrier detect
                                                    :9
              jmp
               retp
                                                    ;10
                                                    ;11
               retp
                         fsk_receive_main_2
                                                    ;12
              jmp
                                                    ;13
               retp
                                                    ;14
               retp
                                                    ;15
               retp
              jmp
                         fsk receive main 2
                                                    :16
               retp
                                                    ; (just in case)
```

4.1.5 Universal Asynchronous Receiver/Transmitter

This module is required to perform the following functions:

- 1200 baud
- No Parity
- 8 Data Bits
- 1 Stop Bit
- Hardware Flow Control (CTS, RTS)

The UART is integrated into the Interrupt Service Routine of the software, which runs every 3.26us. The UART runs on every 16th pass of the ISR, or every 52.16 microseconds. The bit time for a 1200bps UART is 83.33 milliseconds. Dividing 83.33 milliseconds by 52.16us gives a result of 15.97, or 16, allowing for an easy divide ratio for the UART timing.

```
; transmit
; 1200 bps RS232 UART
; This is an asynchronous RS-232 transmitter.
: INPUTS:
        tx_divide.baud_bit
                                     - Transmitter only executes when this bit is = 1
        tx_high
                                        Part of the data to be transmitted
        tx_low
                                        Some more of the data to be transmitted
                                        Counter which counts the number of bits transmitted.
        tx_count
; OUTPUTS:
       tx_pin
                                     - Sets/Clears this pin to accomplish the transmission.
********************
                bank
                          serial
                clrb
                          tx_divide.baud_bit
                                                        ;clear xmit timing count flag
                inc
                          tx_divide
                                                        ;only execute the transmit routine
                STZ
                                                        ;set zero flag for test
                SNB
                                                        ; every 2^baud_bit interrupt
                          tx_divide.baud_bit
                          tx_count
                                                        ;are we sending?
                test
                snz
                retp
                                                        ;if not, go to :receive
                                                        ;yes, ready stop bit
                clc
                                                        ; and shift to next bit
                rr
                          tx_high
                          tx_low
                rr
                dec
                          tx_count
                                                        ;decrement bit counter
                movb
                          tx_pin,/tx_low.6
                                                        ;output next bit
                retp
.*******************************
; This is an asynchronous receiver for RS-232 reception
: INPUTS:
                                        Pin which RS-232 is received on.
        rx_pin
; OUTPUTS:
        rx_byte
                                        The byte received
        rx_flag
                                      - Set when a byte is received.
********
               ********************
                bank
                          serial
                          c,rx_pin
                movb
                                                        ;get current rx bit
                          rx_count
                                                        ;currently receiving byte?
                test
                jnz
                          :rxbit
                                                        ;if so, jump ahead
                          w,#9
                                                        ;in case start, ready 9 bits
                mov
                sc
                                                        ;skip ahead if not start bit
                                                        ;it is, so renew bit count
                mov
                          rx_count,w
                mov
                          rx_divide,#start_delay
                                                        ;ready 1.5 bit periods
:rxbit
                djnz
                          rx_divide,:rxdone
                                                        ;middle of next bit?
                setb
                          rx_divide.baud_bit
                                                        ;yes, ready 1 bit period
                                                        ;last bit?
                dec
                          rx_count
                                                        :if not
                SZ.
                rr
                          rx_byte
                                                        ; then save bit
                                                        ;if so
                snz
                setb
                          rx_flag
                                                        ; then set flag
:rxdone
                retp
```

4.1.6 Transmitting FSK

The timer for the FSK transmitter uses the same timing scheme used by the RS-232 transmitter, but it divides the timers by 16 again to accomplish 75bps transmission.

```
; fsk_transmit_uart
; 75 bps FSK UART
; This is an asynchronous RS-232 transmitter
; INPUTS:
         tx_divide.baud_bit
                                             Transmitter only executes when this bit is = 1
                                             Part of the data to be transmitted
         tx_high
         tx\_low
                                             Some more of the data to be transmitted
                                             Counter which counts the number of bits transmitted.
         tx_count
; OUTPUTS:
         tx_pin
                                          - Sets/Clears this pin to accomplish the transmission.
fsk_serial_bank
                  bank
                  sb
                              fsk_answering
                              fsk_tx_divide_2
                  inc
                              fsk_tx_divide_2,#$0f
                                                                ; Divide the 1200bps UART by 16 to
                  and
                                                                ; achieve 75bps
                  SZ
                  retp
                  clrb
                              fsk_tx_divide.baud_bit
                                                                ;clear xmit timing count flag
                                                                only execute the transmit routine
                  inc
                              fsk_tx_divide
                  STZ
                                                                ;set zero flag for test
                  SNB
                              fsk_tx_divide.baud_bit
                                                                ; every 2^baud_bit interrupt
                  test
                              fsk_tx_count
                                                                ;are we sending?
                  snz
                                                                ;if not, go to :receive
                  retp
                                                                ;yes, ready stop bit
                  clc
                                                                ; and shift to next bit
                  rr
                              fsk_tx_high
                  rr
                              fsk_tx_low
                                                                ;decrement bit counter
                  dec
                              fsk_tx_count
                  movb
                              fsk_tx_bit,/fsk_tx_low.6
                                                                ;output next bit
                  retp
```

This routine is tied into the transmit_fsk routine, which loads the sine generator's registers with a high frequency when the fsk_tx_bit is low, and vice-versa for a high fsk_tx_bit.

```
***********************
; transmit_fsk
; Modulating The Data Stream Onto The Output
**********************
               bank
                         fsk_transmit_bank
               sb
                         fsk_tx_en
               retp
               jb
                         fsk_answering,transmit_answer_tones
transmit_originate_tones
                         fsk_tx_bit,:low_bit
               jnb
:high_bit
               bank
                         sine_gen_bank
               mov
                         freq_count_high2,#f390_h
               mov
                         freq_count_low2,#f390_1
               retp
:low_bit
               bank
                         sine_gen_bank
                         freq_count_high2,#f450_h
               mov
               mov
                         freq_count_low2,#f450_1
               retp
transmit_answer_tones
                         fsk_tx_bit,:low_bit
               jnb
:high_bit
               bank
                         sine_gen_bank
               mov
                         freq_count_high2,#f1300_h
               mov
                         freq_count_low2,#f1300_1
               retp
:low_bit
                         sine_gen_bank
               bank
               mov
                         freq_count_high2,#f2100_h
                         freq_count_low2,#f2100_1
               mov
               retp
```

4.2 MAIN PROGRAM

4.2.1 Compact AT command set

- 64-byte command buffer
- Dial: "ATDTxxxxxxxxxx..."
- Switch from data mode to command mode: "+++"
- Switch from command mode to data mode: "ATO"
- Hang up: "ATH" Initialize: "ATZ"

command_1 : Dial command w,pop index mov add PC,w retw 'A' 'T' retw 'D' retw 'T' retw DIAL_MODE jmp **************

4.2.2 Hybrid

- Four settings provided for automatic hybrid adjustment for various line impedances
- Hybrid adjusted by outputting signal onto line and measuring fed-back signal with a low-resolution sigma-delta A/D converter

Because of the high attenuation at the filtering stages, it is not necessary for the hybrid to be perfectly matched to the line impedance. Four impedance-matched settings are provided by the V.23 reference design. On initialization, the modem outputs a DTMF digit to quiet the line. It then outputs a 2100Hz tone to disable the line equalizers, and measures the amplitude of the signal being fed-back. Each setting is tried, and the setting that produces the most attenuated feedback is saved and used. This allows the SX reference design to be optimized in software for each individual telephone line. The command to optimize the hybrid is "ATY." The optimization process takes about 10 seconds. Optimization needs to be performed each time the modem is powered down, since there is no EERAM device on the board to remember the result of the last optimization.

• Hybrid Optimization "ATY"

The AT-commands were chosen to provide enough functionality for a very simple modem design. Since the SX originateonly modem can only originate a data call, no answer functions are implemented. Incoming AT-commands are stored in a 64byte buffer, and compared to software lookup tables on reception of a carriage return.

The AT-Commands are stored in a series of jump tables. The last table entry is a jump to the routine that handles the com-

4.2.3 Modem Command Line

The modem will accept commands that are up to 64-bytes long. When the user presses 'enter', the command in the buffer

is parsed. If the command matches a command from the AT-Command set, this command is executed. Once the command is completed, the program returns to this loop.




Figure 4-5. AT Command Set Implementation

4.3 V.23 OPERATION - MAIN LOOP

4.3.1 FSK Demodulation

V.23 Data Reception is performed completely in the interrupt service routine. The main-line routine simply needs to set the fsk_rx_en flag to enable FSK reception.

4.3.2 Data Transmission/FSK Modulation

Also in the main loop, the program continually waits for the fsk_transmitter to be idle, indicated by the fsk_tx_count register equaling zero. When the fsk transmitter is idle, calling fsk_send_byte will send the next byte from the transmit-buffer.

Another task performed in the main loop is to load any received RS-232 characters into the transmit buffer. When a byte has been received (indicated by the rx_flag), the program calls the buffer_push routine, loading the received byte into the transmit buffer. The program checks the position of the push and pop indexes into the buffer. If the buffer is within 5 bytes of being full, the program will set the CTS pin of the SX, disabling data transmission from the PC. The CTS pin will not be re-enabled until the entire transmit-buffer is empty. The pop_index register equaling the push_index register indicates an empty buffer.

4.3.3 Carrier Detection

The main loop constantly tests the carrier_detected flag, which is set and cleared by the interrupt service routine. If the interrupt service routine detects no input, or a frequency that does not fall within V.23 ranges, it will clear the carrier_detected flag. When the main loop detects that this flag is cleared, it will jump to a routine that waits another 8 seconds and re-checks for carrier. If the carrier is still not detected, the program jumps to the hang-up routine, which then returns to the command line routine.

4.3.4 Exiting Data Mode (Detecting "+++")

The escape code sequence forces the modem to the commandstate from the on-line state. It consists of a three-character escape code sequence surrounded by escape guard times. The delay between issuance of each escape character must not exceed the escape guard time. The escape guard time is defined as the time delay required between the last character transmitted and the first character of the escape code. The guard time is 2 seconds, and the escape code sequence is "+++".

To detect the escape code sequence, the program resets a 2-second timer every time a character is received. If the input character is a "+" and the 2-second timer has expired, the program increments the plus_count register and resets the timer for 2 seconds. When the next "+" is received, the program ensures that the timer has NOT timed out before incrementing the plus_count register. If the timer expires or the character is not a "+", the timers and plus_count register are reset again. In another part of the main loop, the program will exit data mode under the condition that the timer_flag is set and the plus_count register is equal to 3, a condition that will only occur when the escape code has been received, surrounded by the guard time.

5.0 Modem Signals




Figure 5-1. Modem Signals

6.0 Reference Design Collateral Material - CD-ROM Contents

Quick guide to running the modem demonstration

<u>read me.txt</u>: The CD-R's index

max232.pdf: MAX232 RS-232 Driver datasheet

st tl084cn.pdf: TL084 Op-Amp datasheet

ts117.pdf: TS117 Multifunction Telecom Switch datasheet

sx_datasheet.pdf:SX18AC/SX28AC datasheetsx28_addendum.pdf:Addendum to sx_datasheet.pdfSX_User's Manual.pdf:User's manual for Scenix SX devices

<u>ar40eng.exe</u>: Adobe Acrobat Reader V.4.0

SXKey28L.exe: Parallax Assembler for SX28L devices
V 23 Schematic 2 2.pdf: PDF's of the modem schematics

V.23 Source Code\: Folder containing all V.23 source code up to June 1, 1999.

I.D.C.: Folder containing all files provided to Scenix from I.D.C., including ORCAD

schematics, PCB layouts, netlists, Bills of Material, etc. Some component values

may differ, but the netlist and layout is the same as the final design.

Protel Stuff\Protel Trial Version\Setup.exe: Trial version of Protel 99 (Also downloadable from Protel's website). Opens all

Protel files included in the Protel Stuff directory.

Protel Stuff\Scenix2.DDB: The Scenix version of the V.23 modem schematic. Includes all changes made af-

ter I.D.C. handed the design over. This file can be opened with the trial version

of Protel 99.


Protel Stuff\Scenix2 Cache: Protel '98 format parts cache
Protel Stuff\Scenix2 Library: Protel '98 format parts library


<u>Protel Stuff\SCHEMATIC1</u>: Protel '98 format master schematic (links page 1 and page 2 of schematic)

Protel Stuff\Page 1 2.sch: Protel '98 format page 1 of schematic Protel Stuff\Page 2 2.sch: Protel '98 format page 2 of schematic

Protel Stuff\SCHEMATIC1 BOM.CSV: Bill of Materials with most up-to-date component values (June 1, 1999)

7.0 V.23 Modem Schematics





Lit #: SXL-AN10-01

Sales and Tech Support Contact Information

For the latest contact and support information on SX devices, please visit the Scenix Semiconductor website at www.scenix.com. The site contains technical literature, local sales contacts, tech support and many other features.



Scenix Semiconductor, Inc.

3160 De La Cruz Blvd., Suite #200, Santa Clara, CA 95054

> Contact: sales@scenix.com http://www.scenix.com Tel.: (408) 327-8888 Fax: (408) 327-8880