Virtual Memory

adapted for CS367@GMU


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Today

- Basic Concepts & Address Spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


A System Using Physical Addressing



■ Used in "simple" systems like embedded microcontrollers in devices like cars, elevators, and digital picture frames

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

A System Using Virtual Addressing



Data word

- Memory Management Unit (MMU) performs the translation
- Used in all modern servers, laptops, and smart phones
- One of the great ideas in computer science

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

GMU 2

3

Address Spaces

 Linear address space: Ordered set of contiguous non-negative integer addresses:

$$\{0, 1, 2, 3 \dots \}$$

■ Virtual address space: Set of N = 2ⁿ virtual addresses

$$V = \{0, 1, 2, 3, ..., N-1\}$$

■ Physical address space: Set of M = 2^m physical addresses

- Clean distinction between data (bytes) and their attributes (addresses)
- Every byte in main memory has one physical address and zero or more virtual addresses

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

5

Address Spaces

- Address Translation
 - MAP: $V \rightarrow P \cup \{\emptyset\}$
 - For virtual address a:
 - MAP(a) = a' if data at virtual address a is at physical address a' in P
 - MAP(a) = Ø if data at virtual address a is invalid

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

6

Why Virtual Memory (VM)?

Uses main memory efficiently

- Avoids ineffective use of DRAM (main memory) by reducing "fragmentation"
- Uses DRAM as a cache for parts of a virtual address space

Simplifies memory management

- Each process gets the same uniform linear address space
- Simplifies linking and loading

Isolates address spaces

- One process can't interfere with another's memory
- User program cannot access privileged kernel information and code

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


7


Memory at Run-time


- Each process (running program) has a private and distinct address space
- There are (typically) many different active processes sharing runtime memory.
- Need a way to enable this sharing in a way that is
 - Efficient have to be able to quickly map from the process's address (virtual address) to the physical (real) address.
 - Safe processes should not be able to interfere with each other.


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


8




















Today


- Address spaces & Basic Concepts
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

17

VM as a Tool for Caching

- Conceptually, we can view the total *virtual memory* as an array of N contiguous bytes stored on disk at all times.
- The contents of the array on disk are cached in physical memory (which can be called the DRAM cache)
 - These cache blocks in this case correspond to pages (size is P = 2^p bytes)



Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

18

DRAM Cache Organization

- DRAM cache organization driven by the enormous miss penalty
 - DRAM is about 10x slower than SRAM
 - Disk is about 10,000x slower than DRAM


Consequences

- Large page (block) size: typically 4-8 KB, sometimes 4 MB
- Fully associative
 - Any VP can be placed in any PP
 - Requires a "large" mapping function different from CPU caches
- Highly sophisticated, expensive replacement algorithms
 - Too complicated and open-ended to be implemented in hardware
- Write-back rather than write-through

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Extending Page Table Structure


- Page table entries (PTEs) may contain the disk address if VP is not in the physical memory (DRAM)
 - Valid bit will be 0 for such entries




GMU 10


19






Handling Page Fault Page miss causes page fault (an "exception" -- a transfer of control to the Operating System in response to some event) **Physical memory** Physical page (DRAM) Virtual address number or VP 1 disk address Valid VP 2 PTE 0 0 null VP 7 1 VP 4 PP 3 0 1 Virtual memory 0 null (disk) PTE 7 1 VP 1 Memory resident VP 2 page table VP 3 (DRAM) VP 4 VP 6 VP 7 Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition







Today


- Address spaces & Basic Concepts
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

27


VM as a Tool for Memory Management

- Key idea: each process has its own virtual address space
 - It can view memory as a simple linear array
 - Mapping function scatters addresses through physical memory
 - Well-chosen mappings can improve locality



VM as a Tool for Memory Management


- Memory allocation
 - Each virtual page can be mapped to any physical page
 - A virtual page can be stored in different physical pages at different times
- Sharing code and data among processes
 - Map virtual pages to the same physical page (here: PP 6)



Today

- Address spaces & Basic Concepts
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition



Today

- Address spaces & Basic Concepts
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

VM Address Translation - Extended

- Virtual Address Space
 - V = {0, 1, ..., N-1}
- Physical Address Space
 - *P* = {0, 1, ..., M−1}
- Address Translation
 - MAP: $V \rightarrow P \cup \{\emptyset\}$
 - For virtual address a:
 - MAP(a) = a' if data at virtual address a is at physical address a' in P
 - MAP(a) = Øif data at virtual address a is not in physical memory
 - Either invalid or stored on disk

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


33


Summary of Address Translation Symbols


- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m: Number of addresses in physical address space
 - P = 2^p : Page size (bytes)
- Components of the virtual address (VA)
 - TLBI: TLB index
 - **TLBT**: TLB tag
 - **VPO**: Virtual page offset
 - VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (same as VPO)
 - PPN: Physical page number


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

34









Speeding up Translation with a TLB

- Page table entries (PTEs) might be cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - PTE hit would still require a small L1 delay
- Solution: *Translation Lookaside Buffer* (TLB)
 - Small set-associative hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


39


Accessing the TLB


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

MMU uses the VPN portion of the virtual address to access the TLB:









Summary

- Programmer's view of virtual memory
 - Each process has its own private linear address space
 - Cannot be corrupted by other processes
- System view of virtual memory
 - Uses memory efficiently by "caching" virtual memory pages
 - Simplifies memory management and programming
 - Simplifies protection by providing a convenient interpositioning point to check permissions

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

44