# **SSD1327**

# Advance Information

128 x 128, 16 Gray Scale Dot Matrix **OLED/PLED Segment/Common Driver with Controller** 

This document contains information on a new product. Specifications and information herein are subject to change without notice.



# Appendix: IC Revision history of SSD1327 Specification

Version	Change Items	<b>Effective Date</b>
0.10	1 <sup>st</sup> release	30-May-08
0.20	P.17 Added TR[6:0] on pin description section P.37, 38 Added notes for commands B1h and B8h on command table P.54 Updated the DC characteristics table P.55 Updated the AC characteristics table	04-Sep-08
0.30	P.8, 10 Revise die thickness tolerance from ±25um to ±15um P.11, 12 Revised the typo of LVSS to VLSS on the table of SSD1327Z Bump Die Pad Coordinates P.15, 39, 50 Added command D5h and corresponding information on the command table and related section P.49 Added display on and display off sequences P.62 Added notes (4) and (5) on the application example of SSD1327Z	21-Nov-08
1.0	Change to Advance information P.7 Added title " $V_{CI}$ and $V_{DD}$ range" for Table 2-1 P.35 Updated section 8.10 VDD regulator P.37 Revised command table of "Function Selection A (ABh)" P.49 Revised description of section 10.1.10 Function Selection A (ABh) P.49, 50 Revised section 10.1.11 Set display ON/OFF P.59 – 63 Updated the condition of AC characteristics from (VDD - VSS = 2.4V to 2.6V, VCI = 3.3V) to (VCI - VSS = 1.65V to 3.5V) on Table 13-2 to Table 13-6	09-Dec-08
1.1	P.38 Added a note for command B6h on command table P.51 Revised the description of command B6h	23-Dec-08

 Solomon Systech
 Dec 2008
 P 2/68
 Rev 1.1
 SSD1327

# **CONTENT**

1	GENERAL DESCRIPTION	7
2	FEATURES	7
3	ORDERING INFORMATION	
4	BLOCK DIAGRAM	
5	DIE PAD FLOORPLAN	10
6	PIN ARRANGEMENT	13
7	PIN DESCRIPTIONS	15
8	FUNCTIONAL BLOCK DESCRIPTIONS	18
8.1	MCU Interface selection.	
	8.1.1 MCU Parallel 6800-series Interface	18
	8.1.2 MCU Parallel 8080-series Interface	
	8.1.3 MCU Serial Interface (4-wire SPI)	
	8.1.4 MCU Serial Interface (3-wire SPI)	
	8.1.5.1 $I^2C$ -bus Write data	
	8.1.5.2 Write mode for $I^2C$	
8.2	SEGMENT DRIVERS/COMMON DRIVERS	
8.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	
8.4	COMMAND DECODER AND COMMAND INTERFACE	
8.5	RESET CIRCUIT	
8.6 8.7	SEG/COM DRIVING BLOCKGRAPHIC DISPLAY DATA RAM (GDDRAM)	
8.8	GRAY SCALE DECODER	
8.9	POWER ON AND OFF SEQUENCE	
8.10		
9	COMMAND TABLE	36
9.1	Data Read / Write	41
10	COMMAND DESCRIPTIONS	42
10.1		
	10.1.1 Set Column Address (15h)	
	10.1.2 Set Row Address (75h)	
	10.1.3 Set Contrast Current (81h)	
	10.1.5 Set Re-map (A0h)	
	10.1.6 Set Display Start Line (A1h)	
	10.1.7 Set Display Offset (A2h)	
	10.1.8 Set Display Mode (A4h ~ A7h)	
	10.1.9 Set Multiplex Ratio (A8h)	
	10.1.10 Function selection A (ABh)	
	10.1.11 Set Display ON/OFF (AEn / AFn)	
	10.1.13 NOP (B2h)	
	10.1.14 Set Front Clock Divider / Oscillator Frequency (B3h)	50
	10.1.15 Set GPIO (B5h)	
	10.1.16 Set Second Pre-charge period (B6h)	
	10.1.17 Set Gray Scale Table (B8h)	
	10.1.18 Select Default Linear Gray Scale Table (B9h)	
	10.1.20 Set Pre-charge voltage (BCh)	
	· · · · · · · · · · · · · · · · · · ·	

	10.1.21	Set V <sub>COMH</sub> Voltage (BEh)	51
	10.1.22	1 witerion serection B (Beil)	52
	10.1.23		52
10.2	GRAPHI	IIC ACCELERATION COMMAND DESCRIPTION	53
	10.2.1	Horizontal Scroll Setup (26h/27h)	53
	10.2.2	Deactivate Scroll (2Eh)	54
	10.2.3	Activate Scroll (2Fh)	54
11	MAXIN	MUM RATINGS	55
12	DC CH	IARACTERISTICS	56
13	AC CH	IARACTERISTICS	57
14	APPLI	CATION EXAMPLES	63
15	PACKA	AGE INFORMATION	65
15.1	SSD132	27Z Die Tray Information	65
15.2		27UR1 DETAIL DIMENSION	67

# **TABLES**

Table 2-1 $V_{CI}$ and $V_{DD}$ range	7
Table 3-1: Ordering Information	8
Table 5-1: SSD1327Z Bump Die Pad Coordinates	11
Table 6-1: SSD1327UR1 Pin Assignment Table	14
Table 7-1: SSD1327 Pin Description	15
Table 7-2 : Bus Interface selection	15
Table 8-1: MCU interface assignment under different bus interface mode	18
Table 8-2: Control pins of 6800 interface	18
Table 8-3: Control pins of 8080 interface	20
Table 8-4: Control pins of 4-wire Serial interface	20
Table 8-5: Control pins of 3-wire Serial interface	21
Table 8-6 : GDDRAM address map 1	30
Table 8-7 : GDDRAM address map 2	
Table 8-8 : GDDRAM address map 3	
Table 8-9 : GDDRAM address map 4	32
Table 8-10 : GDDRAM address map 5	32
Table 9-1: Command Table	
Table 9-2 : Address increment table (Automatic)	
Table 11-1: Maximum Ratings	55
Table 12-1 : DC Characteristics	56
Table 13-1 : AC Characteristics.	
Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics	
Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics	59
Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI)	
Table 13-5: Serial Interface Timing Characteristics (3-wire SPI)	
Table 13-6: I <sup>2</sup> C Interface Timing Characteristics	
Table 15-1: SSD1327Z Die Tray Dimensions	66

 SSD1327
 Rev 1.1
 P 5/68
 Dec 2008
 Solomon Systech

# **FIGURES**

Figure 4-1: SSD1327 Block Diagram	9
Figure 5-1: SSD1327Z Die Drawing	
Figure 5-2: SSD1327Z alignment mark dimension	
Figure 6-1: SSD1327UR1 Pin Assignment	
Figure 8-1: Data read back procedure - insertion of dummy read	
Figure 8-2: Example of Write procedure in 8080 parallel interface mode	
Figure 8-3: Example of Read procedure in 8080 parallel interface mode	
Figure 8-4: Display data read back procedure - insertion of dummy read	
Figure 8-5: Write procedure in 4-wire Serial interface mode	
Figure 8-6: Write procedure in 3-wire Serial interface mode	
Figure 8-7 : I <sup>2</sup> C-bus data format	
Figure 8-8: Definition of the Start and Stop Condition	
Figure 8-9 : Definition of the acknowledgement condition	
Figure 8-10: Definition of the data transfer condition	
Figure 8-11: Segment and Common Driver Block Diagram	
Figure 8-12 : Segment and Common Driver Signal Waveform.	
Figure 8-13 : Gray Scale Control by PWM in Segment	
Figure 8-14: Oscillator Circuit	
Figure 8-15 : I <sub>REF</sub> Current Setting by Resistor Value	
Figure 8-16: Relation between GDDRAM content and Gray Scale table entry (under command B9h Enable Linear	
Scale Table)	-
Figure 8-17: The Power ON sequence.	
Figure 8-18: The Power OFF sequence	
Figure 8-19 $V_{CI} > 2.6V$ , $V_{DD}$ regulator enable pin connection scheme	
Figure 8-20 V <sub>DD</sub> regulator disable pin connection scheme	
Figure 10-1: Example of Column and Row Address Pointer Movement	
Figure 10-2: Address Pointer Movement of Horizontal Address Increment Mode	
Figure 10-3: Address Pointer Movement of Vertical Address Increment Mode	
Figure 10-4: Output pin assignment when command A0h bit A[6]=0.	
Figure 10-5: Output pin assignment when command A0h bit A[6]=1	
Figure 10-6: Example of Set Display Start Line with no Remapping	
Figure 10-7: Example of Set Display Offset with no Remapping	
Figure 10-8: Example of Normal Display.	
Figure 10-9: Example of Entire Display ON	
Figure 10-10: Example of Entire Display OFF	
Figure 10-11: Example of Inverse Display	
Figure 10-12: Display ON Sequence (when initial start)	
Figure 10-13: Display OFF Sequence.	
Figure 10-14: Display ON Sequence (During Sleep mode and internal V <sub>DD</sub> regulator is disabled)	
Figure 10-15: Example of Gamma correction by Gamma Look Up table setting	
Figure 10-16: Horizontal scroll example: Scroll RIGHT by 1 column	
Figure 10-17: Horizontal scroll example: Scroll LEFT by 1 column	
Figure 10-18: Horizontal scrolling setup example	
Figure 13-1: 6800-series MCU parallel interface characteristics.	
Figure 13-2: 8080-series MCU parallel interface characteristics	
Figure 13-3 : Serial interface characteristics (4-wire SPI)	
Figure 13-4: Serial interface characteristics (3-wire SPI)	
Figure 13-5: I <sup>2</sup> C interface Timing characteristics	
Figure 14-1 : SSD1327Z application example for 8-bit 6800-parallel interface mode (Internal regulated $V_{DD}$ )	
Figure 14-2: SSD1327UR1 application example for 8-bit 6800-parallel interface mode (Internal regulated $V_{\rm DD}$ )	
Figure 15-1: SSD1327Z Die Tray Drawing	
Figure 15-2: SSD1327UR1 Detail Dimension	

 Solomon Systech
 Dec 2008
 P 6/68
 Rev 1.1
 SSD1327

#### 1 GENERAL DESCRIPTION

SSD1327 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 128 commons. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1327 displays data directly from its internal 128 x 128 x 4 bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable I<sup>2</sup>C Interface, 6800-/8080-series compatible Parallel Interface or Serial Peripheral Interface.

#### 2 FEATURES

- Resolution: 128 x 128 matrix panel
- Power supply

o  $V_{CC} = 8V \sim 18V$  (Panel driving power supply)

o  $V_{CI} = 1.65V - 3.5V$  (MCU interface logic level & low voltage power supply)

o  $V_{DD} = 1.65V - 2.6V$  (Core  $V_{DD}$  power supply, details refer to Table 2-1)

Table 2-1  $V_{CI}$  and  $V_{DD}$  range

$V_{CI}$	$V_{DD}$	Remark
$1.65 \text{ V} \sim 2.6 \text{V}$	$1.65V \sim 2.6V$	$V_{\text{DD}}$ should be tied to $V_{\text{CI}}$ and supplied by
		external power source
$2.6V \sim 3.5V$	$2.4V \sim 2.6V$	$V_{DD}$ is regulated from $V_{CI}$

- o  $V_{CI}$  must be higher than or equivalent to  $V_{DD}$  at any circumstance
- For matrix display
  - o Segment maximum source current: 300uA
  - o Common maximum sink current: 40mA
  - o 256 step contrast brightness current control
- Embedded 128 x 128 x 4 bit SRAM display buffer
- 16 gray scale
- Pin selectable MCU Interfaces:
  - o 8-bit 6800/8080-series parallel interface
  - o 3 /4 wire Serial Peripheral Interface
  - o I<sup>2</sup>C Interface
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Programmable Frame Rate
- Programmable Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- On-Chip Oscillator
- Power On Reset (POR)
- Chip layout for COG, COF
- Wide range of operating temperature: -40°C to 85°C

 SSD1327
 Rev 1.1
 P 7/68
 Dec 2008

 Solomon Systech

# 3 ORDERING INFORMATION


**Table 3-1: Ordering Information** 

Ordering Part Number	SEG	СОМ	Package Form	Reference	Remark
SSD1327Z	128	128	COG	Page 10	<ul> <li>Min SEG pad pitch: 28um</li> <li>Min COM pad pitch: 28um</li> <li>Min I/O pad pitch: 60um</li> <li>Die thickness: 300 +/- 15um</li> </ul>
SSD1327UR1	128	80	COF	Page 13	<ul> <li>Output lead pitch:         <ul> <li>0.12mm x 0.998 = 0.11976mm</li> <li>4 SPH, 35m film</li> <li>8-bit 80 / 68 / I<sup>2</sup>C / 4 line SPI interfaces</li> </ul> </li> </ul>

 Solomon Systech
 Dec 2008
 P 8/68
 Rev 1.1
 SSD1327

# 4 BLOCK DIAGRAM

Figure 4-1: SSD1327 Block Diagram



**SSD1327** Rev 1.1 P 9/68 Dec 2008 **Solomon Systech** 

# 5 DIE PAD FLOORPLAN

Pin 1 -

╬  $\exists$ 


Figure 5-1: SSD1327Z Die Drawing

Die size	8.0 mm x 0.92 mm
Die thickness	300 +/- 15um
Min I/O pad pitch	60um
Min SEG pad pitch	28um
Min COM pad pitch	28um
Bump height	Nominal 15um

Bump size		
Pad#	X[um]	Y[um]
1-28, 86-121	40	100
29-85	50	30
122-187, 322-387	16	100
188-321	16	94
388-395	30	50


Alignment mark	Position	Size
+ shape	(-3920, 380)	75um x 75um
T shape	(3920, 380)	75um x 75um
SSL Logo	(-3843, -27)	-

(For details dimension please see Figure 5-2)



Pad 1,2,3,...->395 Gold Bumps face up

Figure 5-2: SSD1327Z alignment mark dimension



 Solomon Systech
 Dec 2008 | P 10/68 | Rev 1.1 |
 SSD1327

Table 5-1: SSD1327Z Bump Die Pad Coordinates

Dod	Di	V	V	- Davidson	T B:	V	I V		D. d	Di	V	V
Pad no.	Pin name NC	X-pos -3947	Y-pos -385	Pad no.	Pin name VLSS	<b>X-pos</b> 1320	<b>Y-pos</b> -420	{    -	<b>Pad no.</b> 161	Pin name COM26	<b>X-pos</b> 2632	<b>Y-pos</b> 350
2	VSL	-3887	-385	82	VLSS	1385	-420	1 F	162	COM25	2604	350
3	VSL	-3827	-385	83	VLSS	1450	-420	1 F	163	COM24	2576	350
4	VLSS	-3767	-385	84	VLSS	1515	-420	1 [	164	COM23	2548	350
5	VLSS	-3707	-385	85	VLSS	1580	-420		165	COM22	2520	350
6	VSS	-3647	-385	86	VLSS	1847	-385		166	COM21	2492	350
7	VSS	-3587	-385	87	IREF	1907	-385	l l	167	COM20	2464	350
<u>8</u> 9	BGGND	-3527	-385	88	FR CL	1967 2027	-385	{	168	COM19	2436	350
10	NC VCC	-3467 -3407	-385 -385	89 90	VSS	2027	-385 -385	{	169 170	COM18 COM17	2408 2380	350 350
11	VCC	-3347	-385	91	CS#	2147	-385	1 H	171	COM17	2352	350
12	VCC	-3287	-385	92	RES#	2207	-385	i F	172	COM15	2324	350
13	VCOMH	-3227	-385	93	D/C#	2267	-385	1 F	173	COM14	2296	350
14	VCOMH	-3167	-385	94	VSS	2327	-385		174	COM13	2268	350
15	GPIO	-3107	-385	95	R/W(WR#)	2387	-385		175	COM12	2240	350
16	VDD	-3047	-385	96	E(RD#)	2447	-385	L	176	COM11	2212	350
17	VCI	-2987	-385	97	D0	2507	-385	-	177	COM10	2184	350
18 19	VCI	-2927	-385	98	D1	2567	-385	{	178	COM9	2156	350
20	VDD VDD	-2867 -2807	-385 -385	99 100	D2 D3	2627 2687	-385 -385	{	179 180	COM8 COM7	2128 2100	350 350
21	VCI	-2747	-385	100	D3	2747	-385	1 F	181	COM6	2072	350
22	BS0	-2687	-385	101	D5	2807	-385	1 F	182	COM5	2072	350
23	VSS	-2627	-385	103	D6	2867	-385	1	183	COM4	2016	350
24	BS1	-2567	-385	104	D7	2927	-385	j t	184	COM3	1988	350
25	VCI	-2507	-385	105	VSS	2987	-385		185	COM2	1960	350
26	BS2	-2447	-385	106	NC	3047	-385	Į [	186	COM1	1932	350
27	VSS	-2387	-385	107	CLS	3107	-385	Į [	187	COM0	1904	350
28	VLSS	-2327	-385	108	VCI	3167	-385	-	188	VCC	1869	390
29 30	VLSS VLSS	-2060 1005	-420 -420	109 110	VCI VDD	3227	-385	-	189 190	VCC	1841	390 390
30	VLSS	-1995 -1930	-420 -420	110	VDD	3287 3347	-385 -385	1 F	190	SEG0	1813 1778	390
32	VLSS	-1865	-420	112	VCOMH	3407	-385	l H	192	SEG1	1750	390
33	VLSS	-1800	-420	113	VCOMH	3467	-385	l f	193	SEG2	1722	390
34	VLSS	-1735	-420	114	VCC	3527	-385	1 F	194	SEG3	1694	390
35	VLSS	-1670	-420	115	VCC	3587	-385	1 E	195	SEG4	1666	390
36	VLSS	-1605	-420	116	VCC	3647	-385	l L	196	SEG5	1638	390
37	VLSS	-1540	-420	117	NC	3707	-385	l L	197	SEG6	1610	390
38	VLSS	-1475	-420	118	VSS	3767	-385	l l	198	SEG7	1582	390
39 40	VLSS VLSS	-1410 -1345	-420 -420	119 120	VSS VSS	3827 3887	-385 -385	łŀ	199 200	SEG8 SEG9	1554 1526	390 390
41	VLSS	-1345	-420 -420	121	NC	3947	-385	1 F	201	SEG10	1498	390
42	VLSS	-1215	-420	122	NC	3724	350	l H	202	SEG11	1470	390
43	VLSS	-1150	-420	123	NC	3696	350	1 F	203	SEG12	1442	390
44	VLSS	-1085	-420	124	COM63	3668	350	l	204	SEG13	1414	390
45	VLSS	-1020	-420	125	COM62	3640	350		205	SEG14	1386	390
46	VLSS	-955	-420	126	COM61	3612	350	l L	206	SEG15	1358	390
47	VLSS	-890	-420	127	COM60	3584	350	l F	207	SEG16	1330	390
48 49	VLSS VLSS	-825 -760	-420 -420	128 129	COM59 COM58	3556 3528	350 350	{	208 209	SEG17 SEG18	1302 1274	390 390
50	VLSS	-695	-420	130	COM57	3500	350	l F	210	SEG19	1246	390
51	VLSS	-630	-420	131	COM56	3472	350	1 F	211	SEG20	1218	390
52	VLSS	-565	-420	132	COM55	3444	350	1 t	212	SEG21	1190	390
53	VLSS	-500	-420	133	COM54	3416	350		213	SEG22	1162	390
54	VLSS	-435	-420	134	COM53	3388	350	ĮĹ	214	SEG23	1134	390
55 56	VLSS	-370	-420 420	135	COM52	3360	350	1 F	215	SEG24	1106	390
56 57	VLSS VLSS	-305 -240	-420 -420	136 137	COM51 COM50	3332 3304	350 350	1 F	216 217	SEG25 SEG26	1078 1050	390 390
58	VLSS	-175	-420 -420	138	COM49	3276	350	1 F	218	SEG27	1022	390
59	VLSS	-110	-420	139	COM48	3248	350	1 F	219	SEG28	994	390
60	VLSS	-45	-420	140	COM47	3220	350	1 t	220	SEG29	966	390
61	VLSS	20	-420	141	COM46	3192	350		221	SEG30	938	390
62	VLSS	85	-420	142	COM45	3164	350	ĮĮ	222	SEG31	910	390
63	VLSS	150	-420	143	COM44	3136	350	Į Į	223	SEG32	882	390
64	VLSS	215	-420	144	COM43	3108	350	Į ļ	224	SEG33	854	390
65	VLSS	280 345	-420 -420	145	COM42 COM41	3080	350	-	225	SEG34 SEG35	826	390
66 67	VLSS VLSS	410	-420 -420	146 147	COM41	3052 3024	350 350	1 F	226 227	SEG35 SEG36	798 770	390 390
68	VLSS	475	-420	148	COM39	2996	350	1	228	SEG37	742	390
69	VLSS	540	-420	149	COM38	2968	350	1 F	229	SEG38	714	390
70	VLSS	605	-420	150	COM37	2940	350	1 t	230	SEG39	686	390
71	VLSS	670	-420	151	COM36	2912	350		231	SEG40	658	390
72	VLSS	735	-420	152	COM35	2884	350	[	232	SEG41	630	390
73	VLSS	800	-420	153	COM34	2856	350	Į [	233	SEG42	602	390
74	VLSS	865	-420 420	154	COM33	2828	350	-	234	SEG43	574	390
75 76	VLSS	930	-420 420	155	COM32 COM31	2800	350	-	235	SEG44	546	390
76 77	VLSS VLSS	995 1060	-420 -420	156 157	COM31 COM30	2772 2744	350 350	1 F	236 237	SEG45 SEG46	518 490	390 390
78	VLSS	1125	-420 -420	158	COM29	2744	350	1 F	238	SEG46 SEG47	462	390
79	VLSS	1190	-420	159	COM28	2688	350	1	239	SEG48	434	390
80	VLSS	1255	-420	160	COM27	2660	350	]	240	SEG49	406	390

 SSD1327
 Rev 1.1
 P 11/68
 Dec 2008
 Solomon Systech

Pad no.	Pin name	X-pos	Y-pos
241	SEG50	378	390
242	SEG51	350	390
243	SEG52	322	390
244	SEG53	294	390
245	SEG54	266	390
246 247	SEG55 SEG56	238	390
247	SEG56 SEG57	210 182	390 390
249	SEG57 SEG58	154	390
250	SEG59	126	390
251	SEG60	98	390
252	SEG61	70	390
253	SEG62	42	390
254	SEG63	14	390
255	SEG64	-14	390
256	SEG65	-42	390
257	SEG66	-70	390
258	SEG67	-98	390
259	SEG68	-126	390
260	SEG69	-154	390
261	SEG70	-182	390
262	SEG71	-210	390
263	SEG72	-238	390
264	SEG73	-266	390
265	SEG74	-294	390
266	SEG75	-322	390
267	SEG76 SEG77	-350	390
268		-378 -406	390 390
269 270	SEG78 SEG79	-434	390
271	SEG80	-462	390
272	SEG81	-490	390
273	SEG82	-518	390
274	SEG83	-546	390
275	SEG84	-574	390
276	SEG85	-602	390
277	SEG86	-630	390
278	SEG87	-658	390
279	SEG88	-686	390
280	SEG89	-714	390
281	SEG90	-742	390
282	SEG91	-770	390
283	SEG92	-798	390
284	SEG93	-826	390
285	SEG94	-854	390
286	SEG95	-882	390
287	SEG96	-910	390
288 289	SEG97	-938	390 390
290	SEG98 SEG99	-966 -994	390
290	SEG100	-1022	390
292	SEG100	-1050	390
293	SEG102	-1078	390
294	SEG103	-1106	390
295	SEG104	-1134	390
296	SEG105	-1162	390
297	SEG106	-1190	390
298	SEG107	-1218	390
299	SEG108	-1246	390
300	SEG109	-1274	390
301	SEG110	-1302	390
302	SEG111	-1330	390
303	SEG112	-1358	390
304	SEG113	-1386	390
305	SEG114	-1414	390
306	SEG115	-1442	390
307	SEG116	-1470	390
308	SEG117	-1498 1526	390
309	SEG118	-1526 -1554	390
310 311	SEG119 SEG120	-1554 -1582	390
311	SEG120 SEG121	-1582 -1610	390 390
313	SEG121 SEG122	-1610	390
314	SEG122 SEG123	-1666	390
315	SEG124	-1694	390
316	SEG125	-1722	390
317	SEG126	-1750	390
318	SEG127	-1778	390
319	VCC	-1813	390
320	VCC	-1841	390
_			

Pad no.	Pin name	X-pos	Y-pos
321	VCC	-1869	390
322	COM64	-1904	350
323	COM65	-1932	350
324	COM66	-1960	350
325	COM67 COM68	-1988	350
326 327	COM69	-2016 -2044	350 350
328	COM70	-2072	350
329	COM71	-2100	350
330	COM72	-2128	350
331	COM73	-2156	350
332	COM74	-2184	350
333	COM75	-2212	350
334 335	COM76 COM77	-2240 -2268	350
336	COM78	-2296	350 350
337	COM79	-2324	350
338	COM80	-2352	350
339	COM81	-2380	350
340	COM82	-2408	350
341	COM83	-2436	350
342	COM84	-2464	350
343	COM85 COM86	-2492 -2520	350
344 345	COM87	-2520 -2548	350 350
346	COM88	-2576	350
347	COM89	-2604	350
348	COM90	-2632	350
349	COM91	-2660	350
350	COM92	-2688	350
351 352	COM93	-2716	350
352	COM94 COM95	-2744 -2772	350 350
354	COM96	-2800	350
355	COM97	-2828	350
356	COM98	-2856	350
357	COM99	-2884	350
358	COM100	-2912	350
359	COM101	-2940	350
360 361	COM102 COM103	-2968 -2996	350 350
362	COM103	-3024	350
363	COM105	-3052	350
364	COM106	-3080	350
365	COM107	-3108	350
366	COM108	-3136	350
367	COM109	-3164	350
368	COM110 COM111	-3192	350
369 370	COM111 COM112	-3220 -3248	350 350
371	COM112 COM113	-3246	350
372	COM114	-3304	350
373	COM115	-3332	350
374	COM116	-3360	350
375	COM117	-3388	350
376	COM118	-3416	350
377	COM119 COM120	-3444 -3472	350 350
378 379	COM120 COM121	-3472	350
380	COM121	-3528	350
381	COM123	-3556	350
382	COM124	-3584	350
383	COM125	-3612	350
384	COM126	-3640	350
385	COM127	-3668	350
386 387	NC NC	-3696 -3724	350 350
388	TR6	-3724	25
389	TR5	-3029	25
390	TR4	-2969	25
391	VSS	-2909	25
392	TR3	-2849	25
393	TR2	-2789	25
394 395	TR1 TR0	-2729 -2669	25 25
000	1110	2003	20

 Solomon Systech
 Dec 2008
 P 12/68
 Rev 1.1
 SSD1327

# 6 PIN ARRANGEMENT

Figure 6-1: SSD1327UR1 Pin Assignment

000	. OOON X X X X X X X X X X X X X X X X X	SEGIPS NC NC CINS NC CINS NC CINS CIMS CIMS	COM 75 COM 77 COM 74
0.00 4.44 0.87	212 212 203 203 203 203 203 203	6877777	4 w w
	0 - 0 M M 4 N	011 0100000000000000000000000000000000	V & Q Q 0 1
> 0 2 8 1	N		>>

**SSD1327** Rev 1.1 P 13/68 Dec 2008 **Solomon Systech** 

Table 6-1: SSD1327UR1 Pin Assignment Table

PIN NAME
COM62
COM64
COM66
COM68
COM70
COM72
COM74
COM76

			Table 0-1;	33D1327UK	1 Pin Assigni	ment Table
PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.
1	NC	81	SEG123	161	SEG43	241
2	VCC	82	SEG122	162	SEG42	242
<u>3</u>	VCOMH IREF	83 84	SEG121 SEG120	163 164	SEG41 SEG40	243 244
5	D7	85	SEG119	165	SEG39	245
6	D6	86	SEG118	166	SEG38	246
7	D5	87	SEG117	167	SEG37	247
8	D4	88	SEG116	168	SEG36	248 249
9 10	D3 D2	89 90	SEG115 SEG114	169 170	SEG35 SEG34	249
11	D1	91	SEG113	171	SEG33	
12	D0	92	SEG112	172	SEG32	
13	E/RD#	93	SEG111	173	SEG31	
14 15	R/W# D/C#	94 95	SEG110 SEG109	174 175	SEG30 SEG29	
16	RES#	96	SEG108	176	SEG28	
17	CS#	97	SEG107	177	SEG27	
18	NC	98	SEG106	178	SEG26	
19	BS2	99	SEG105	179	SEG25	
20	BS1	100	SEG104	180	SEG24	
21 22	VCI NC	101 102	SEG103 SEG102	181 182	SEG23 SEG22	
23	NC NC	103	SEG102	183	SEG21	
24	NC	104	SEG100	184	SEG20	
25	VDD	105	SEG99	185	SEG19	
26	NC NC	106	SEG98	186	SEG18	
27 28	NC NC	107 108	SEG97 SEG96	187 188	SEG17 SEG16	
29	NC NC	109	SEG95	189	SEG15	
30	VSS	110	SEG94	190	SEG14	
31	VSL	111	SEG93	191	SEG13	
32	COM79	112	SEG92	192	SEG12	
33	COM77	113	SEG91	193	SEG11	
34 35	COM75 COM73	114 115	SEG90 SEG89	194 195	SEG10 SEG9	
36	COM71	116	SEG88	196	SEG8	
37	COM69	117	SEG87	197	SEG7	
38	COM67	118	SEG86	198	SEG6	
39	COM65	119	SEG85	199	SEG5	
40 41	COM63 COM61	120 121	SEG84 SEG83	200 201	SEG4 SEG3	
42	COM59	122	SEG82	202	SEG2	
43	COM57	123	SEG81	203	SEG1	
44	COM55	124	SEG80	204	SEG0	
45	COM53	125	SEG79	205	NC	
46 47	COM51 COM49	126 127	SEG78 SEG77	206 207	NC NC	
48	COM47	128	SEG76	208	NC NC	
49	COM45	129	SEG75	209	NC	
50	COM43	130	SEG74	210	COM0	
51	COM41	131	SEG73	211	COM2	
52 53	COM39	132 133	SEG72	212 213	COM4	
54	COM37 COM35	134	SEG71 SEG70	214	COM6 COM8	
55	COM33	135	SEG69	215	COM10	
56	COM31	136	SEG68	216	COM12	
57	COM29	137	SEG67	217	COM14	
58 50	COM27	138	SEG66	218	COM16	
59 60	COM25 COM23	139 140	SEG65 SEG64	219 220	COM18 COM20	
61	COM21	141	SEG63	221	COM22	
62	COM19	142	SEG62	222	COM24	
63	COM17	143	SEG61	223	COM26	
64	COM15	144	SEG60	224	COM28	
65 66	COM13 COM11	145 146	SEG59 SEG58	225 226	COM30 COM32	
67	COM11	147	SEG57	227	COM34	
68	COM7	148	SEG56	228	COM36	
69	COM5	149	SEG55	229	COM38	
70	COM3	150	SEG54	230	COM40	
71 72	COM1 NC	151 152	SEG53 SEG52	231 232	COM42 COM44	
73	NC NC	153	SEG52 SEG51	233	COM46	
74	NC	154	SEG50	234	COM48	
75	NC	155	SEG49	235	COM50	
76	NC	156	SEG48	236	COM52	
77	SEG127	157	SEG47	237	COM54	
78 79	SEG126 SEG125	158 159	SEG46 SEG45	238 239	COM56 COM58	
80	SEG124	160	SEG44	240	COM60	
						•

SSD1327 Dec 2008 P 14/68 Rev 1.1 **Solomon Systech** 

# 7 PIN DESCRIPTIONS

# Key:

	310 31 0
I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V <sub>CI</sub>
P = Power pin	

**Table 7-1: SSD1327 Pin Description** 

Pin Name	Pin Type	Description						
$ m V_{DD}$	P	Power supply pin for core logic operation. $V_{DD}$ can be supplied externally (within the range of 2.4V to 2.6V) or regulated internally from $V_{CI}$ . A capacitor should be connected between $V_{DD}$ and $V_{SS}$ under all circumstances.						
$ m V_{CI}$	P	Low voltage power supply and power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source. $V_{\text{CI}} \text{ must always set to be equivalent to or higher than } V_{\text{DD}}.$						
$V_{CC}$	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.						
$V_{ m SS}$	P	Ground pin. It must be connected to external ground.						
$ m V_{LSS}$	P	Analog system ground pin. It must be connected to external ground.						
$ m V_{COMH}$	P	COM signal deselected voltage level. A capacitor should be connected between this pin and $V_{SS}$ . No external power supply is allowed to connect to this pin.						
BGGND	P	It is a reserved pin. It should be connected to Ground.						
GPIO	I/O	It is a GPIO pin. Details refer to command B5h.						
VSL	P	This is segment voltage (output low level) reference pin.  When external VSL is not used, this pin should be left open.  When external VSL is used, connect with resistor and diode to ground (details depends on application).  Note  (1) Refer to Table 9-1 Command D5h for details.						
BS[2:0]	I	MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2, BS1 and BS0 are pin select.						
		Table 7-2 : Bus Interface selection						
		BS[2:0] Interface						
		000 4 line SPI 001 3 line SPI						
		001 3 line SF1 010 I <sup>2</sup> C						
		110 8-bit 8080 parallel						
		100 8-bit 6800 parallel						
		Note $^{(1)}$ 0 is connected to $V_{SS}$ $^{(2)}$ 1 is connected to $V_{CI}$						

**SSD1327** Rev 1.1 P 15/68 Dec 2008 **Solomon Systech** 

Pin Name	Pin Type	Description
$I_{REF}$	I	This pin is the segment output current reference pin.
		A resistor should be connected between this pin and $V_{SS}$ to maintain the current around $10 \mathrm{uA}$ .
CL	I	External clock input pin.
		When internal clock is enable (i.e. pull HIGH in CLS pin), this pin is not used and should be connected to Ground.  When internal clock is disable (i.e. pull LOW is CLS pin), this pin is the external clock source input pin.
CLS	I	Internal clock selection pin.
		When this pin is pulled HIGH, internal oscillator is enabled (normal operation). When this pin is pulled LOW, an external clock signal should be connected to CL.
CS#	I	This pin is the chip select input connecting to the MCU.
		The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).
RES#	I	This pin is reset signal input.
		When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.
D/C#	I	This pin is Data/Command control pin connecting to the MCU.
		When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.
		In $I^2C$ mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to $V_{SS}$ .
		For detail relationship to MCU interface signals, please refer to Table 8-1
R/W# (WR#)	I	This pin is read / write control input pin connecting to the MCU interface.
		When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW.  When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or $I^2C$ interface is selected, this pin must be connected to $V_{\rm SS}$ .
E (RD#)	I	This pin is MCU interface input.
		When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.  When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or $I^2C$ interface is selected, this pin must be connected to $V_{SS}$ .

 Solomon Systech
 Dec 2008
 P 16/68
 Rev 1.1
 SSD1327

Pin Name	Pin Type	Description
D[7:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus.
		Unused pins are recommended to tie LOW.
		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC.
		When I <sup>2</sup> C mode is selected, D2, D1 should be tied together and serve as SDA <sub>out</sub> ,
		SDA <sub>in</sub> in application and D0 is the serial clock input, SCL.
		SDIA <sub>in</sub> in application and Do is the serial clock input, SCL.
FR	О	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used.
TR[6:0]	-	Reserved pin and must be kept float.
SEG0 ~	О	These pins provide the OLED segment driving signals. These pins are V <sub>SS</sub> state when
SEG127		display is OFF.
COM0 ~	I/O	These pins provide the Common switch signals to the OLED panel. These pins are in
COM127		high impedance state when display is OFF.

**SSD1327** Rev 1.1 P 17/68 Dec 2008 **Solomon Systech** 

#### 8 FUNCTIONAL BLOCK DESCRIPTIONS

#### 8.1 MCU Interface selection

SSD1327 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-2 for BS[2:0] setting).

Table 8-1: MCU interface assignment under different bus interface mode

Pin Name	Data/C	ata/Command Interface								Control Signal					
Bus															
Interface	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	D3	<b>D2</b>	<b>D1</b>	<b>D</b> 0	E	R/W#	CS#	D/C#	RES#		
8-bit 8080				D[	7:0]				RD#	WR#	CS#	D/C#	RES#		
8-bit 6800				D[	7:0]				Е	R/W#	CS#	D/C#	RES#		
3-wire SPI	Tie LO	W				NC	SDIN	SCLK	Tie L	OW	CS#	Tie LOW	RES#		
4-wire SPI	Tie LO	W				NC	SDIN	SCLK	Tie L	OW	CS#	D/C#	RES#		
$I^2C$	Tie LO	W				SDA <sub>OUT</sub>	$SDA_{IN}$	SCL	Tie L	OW		SA0	RES#		

#### 8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-2: Control pins of 6800 interface

Function	E	<b>R/W</b> #	CS#	D/C#
Write command	$\downarrow$	L	L	L
Read status	$\downarrow$	Н	L	L
Write data	<b>↓</b>	L	L	Н
Read data	<b>1</b>	Н	L	Н


#### Note

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Solomon Systech Dec 2008 | P 18/68 | Rev 1.1 | SSD1327

<sup>(1) \( \</sup>psi \) stands for falling edge of signal H stands for HIGH in signal L stands for LOW in signal

Figure 8-1: Data read back procedure - insertion of dummy read



#### 8.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2: Example of Write procedure in 8080 parallel interface mode





Figure 8-3: Example of Read procedure in 8080 parallel interface mode



**SSD1327** | Rev 1.1 | P 19/68 | Dec 2008 | **Solomon Systech** 

Table 8-3: Control pins of 8080 interface


Function	RD#	WR#	CS#	D/C#
Write command	Н	<b>↑</b>	L	L
Read status	<b>↑</b>	Н	L	L
Write data	Н	<b>↑</b>	L	Н
Read data	<b>↑</b>	Н	L	Н

#### Note

- $^{(1)}$   $\uparrow$  stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



#### 8.1.3 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# can be connected to an external ground.

Table 8-4: Control pins of 4-wire Serial interface

Function	E(RD#)	<b>R/W#(WR#)</b>	CS#	D/C#	<b>D</b> 0
Write command	Tie LOW	Tie LOW	L	L	<b>↑</b>
Write data	Tie LOW	Tie LOW	L	Н	<b>↑</b>

#### Note

(1) H stands for HIGH in signal


SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Solomon Systech Dec 2008 | P 20/68 | Rev 1.1 | SSD1327

<sup>(2)</sup> L stands for LOW in signal

Figure 8-5: Write procedure in 4-wire Serial interface mode



#### 8.1.4 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Table 8-5: Control pins of 3-wire Serial interface

Function	E(RD#)	<b>R/W</b> #( <b>WR</b> #)	CS#	D/C#	<b>D</b> 0	
Write command	Tie LOW	Tie LOW	L	Tie LOW	<b>↑</b>	Note
Write data	Tie LOW	Tie LOW	L	Tie LOW	1	(1) L stands for LOW in signal

Figure 8-6: Write procedure in 3-wire Serial interface mode



**SSD1327** | Rev 1.1 | P 21/68 | Dec 2008 | **Solomon Systech** 

#### 8.1.5 MCU I<sup>2</sup>C Interface

The  $I^2C$  communication interface consists of slave address bit SA0,  $I^2C$ -bus data signal SDA (SDA<sub>OUT</sub>/D<sub>2</sub> for output and SDA<sub>IN</sub>/D<sub>1</sub> for input) and  $I^2C$ -bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

#### a) Slave address bit (SA0)

SSD1327 has to recognize the slave address before transmitting or receiving any information by the I<sup>2</sup>C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

b<sub>7</sub> b<sub>6</sub> b<sub>5</sub> b<sub>4</sub> b<sub>3</sub> b<sub>2</sub> b<sub>1</sub> b<sub>0</sub> 0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1327. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I<sup>2</sup>C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

### b) I<sup>2</sup>C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA<sub>IN</sub>" and "SDA<sub>OUT</sub>" are tied together and serve as SDA. The "SDA<sub>IN</sub>" pin must be connected to act as SDA. The "SDA<sub>OUT</sub>" pin may be disconnected. When "SDA<sub>OUT</sub>" pin is disconnected, the acknowledgement signal will be ignored in the  $\rm I^2C$ -bus.

#### c) I<sup>2</sup>C-bus clock signal (SCL)

The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

Solomon Systech Dec 2008 | P 22/68 | Rev 1.1 | SSD1327

#### 8.1.5.1 I<sup>2</sup>C-bus Write data

The I<sup>2</sup>C-bus interface gives access to write data and command into the device. Please refer to Figure 8-7 for the write mode of I<sup>2</sup>C-bus in chronological order.

Co - Continuation bit Note: D/C# - Data / Command Selection bit ACK - Acknowledgement SA0 - Slave address bit R/W# - Read / Write Selection bit S – Start Condition / P – Stop Condition Write mode  $I \cup I \cup I$  $\mathsf{T}\mathsf{T}\mathsf{T}\mathsf{T}$ Control byte Control byte Data byte Data byte Slave Address 1 byte  $n \ge 0$  bytes  $m \ge 0$  words 0,1,1,110 SSD1327 Slave Address

Figure 8-7: I<sup>2</sup>C-bus data format

### 8.1.5.2 Write mode for $I^2C$

1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 8-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.

0 0 0 0 0 0

Control byte

- 2) The slave address is following the start condition for recognition use. For the SSD1327, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 8-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
  - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
  - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 8-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

**SSD1327** | Rev 1.1 | P 23/68 | Dec 2008 | **Solomon Systech** 

Figure 8-8: Definition of the Start and Stop Condition





Figure 8-9: Definition of the acknowledgement condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 8-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

SDA
SCL
Data line is Stable of data

Figure 8-10: Definition of the data transfer condition

Solomon Systech Dec 2008 | P 24/68 | Rev 1.1 | SSD1327

#### **8.2** Segment Drivers/Common Drivers

Segment drivers have 128 current sources to drive OLED panel. The driving current can be adjusted from 0 to 300uA with 8 bits, 256 steps by contrast setting command (81h). Common drivers generate voltage scanning pulses. The block diagrams and waveforms of the segment and common driver are shown as follow.





Figure 8-11: Segment and Common Driver Block Diagram

The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage  $V_{\text{COMH}}$  as shown in Figure 8-12.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is kept at 0. On the other hand, the segment drives to  $I_{SEG}$  when the pixel is turned ON.

**SSD1327** | Rev 1.1 | P 25/68 | Dec 2008 | **Solomon Systech** 

Figure 8-12: Segment and Common Driver Signal Waveform



There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to  $V_{LSS}$  in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0]. An OLED panel with larger capacitance requires a longer period for discharging.

Solomon Systech Dec 2008 | P 26/68 | Rev 1.1 | SSD1327

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level  $V_P$  from  $V_{LSS}$ . The amplitude of  $V_P$  can be programmed by the command BCh. The period of phase 2 can be programmed by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command B6h.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The gray scale can be programmed into different Gamma settings by command B8h/B9h. The bigger gamma setting (the wider pulse widths) in the current drive stage results in brighter pixels and vice versa (details refer to Section 8.8). This is shown in the following figure.




Figure 8-13: Gray Scale Control by PWM in Segment

After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 4 is defined by command B8h or B9h. In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

**SSD1327** | Rev 1.1 | P 27/68 | Dec 2008 | **Solomon Systech** 

# 8.3 Oscillator Circuit and Display Time Generator

This module is an On-Chip low power RC oscillator circuitry (Figure 8-14). The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is HIGH, internal oscillator is chosen and CL should be pulled to LOW. If CLS pin is LOW, external clock from CL pin will be used for CLK for proper operation. The frequency of internal oscillator  $F_{OSC}$  can be programmed by command B3h.

Internal Oscillator Fosc

CL

M
U
X

Divider

Display
Clock

Figure 8-14: Oscillator Circuit

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command B3h.

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula:

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. of Mux}$$

where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by

K = Phase 1 period + Phase 2 period + X

X = DCLKs in current drive period; Default X = 30

Default K is 4 + 7 + 30 = 41

- Number of multiplex ratio is set by command A8h. The reset value is 127 (i.e. 128MUX).
- F<sub>osc</sub> is the oscillator frequency. It can be changed by command B3h A[7:4]. The higher the register setting results in higher frequency.

If the frame frequency is set too low, flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system.

Solomon Systech Dec 2008 | P 28/68 | Rev 1.1 | SSD1327

#### 8.4 Command Decoder and Command Interface

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, the input at  $D_7$ - $D_0$  is written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at  $D_7$ - $D_0$  is interpreted as a Command which will be decoded and be written to the corresponding command register.

#### 8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 128 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

#### 8.6 SEG/COM Driving Block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- V<sub>CC</sub> is the most positive voltage supply.
- V<sub>COMH</sub> is the Common deselected level. It is internally regulated.
- V<sub>LSS</sub> is the ground path of the analog and panel current.
- $I_{REF}$  is a reference current source for segment current drivers  $I_{SEG}$ . The relationship between reference current and segment current of a color is:

```
I_{SEG} = Contrast / 256 * I_{REF} * scale factor in which the contrast (0~255) is set by Set Contrast command (81h).
```

For example, in order to achieve  $I_{SEG} = 300uA$  at maximum contrast 255,  $I_{REF}$  is set to around 10uA. This current value is obtained by connecting an appropriate resistor from  $I_{REF}$  pin to  $V_{SS}$  as shown in Figure 8-15.

**SSD1327** | Rev 1.1 | P 29/68 | Dec 2008 | **Solomon Systech** 

Figure 8-15: I<sub>REF</sub> Current Setting by Resistor Value



Recommended  $I_{REF} = 10uA$ .

Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 3V$ , the value of resistor R1 can be found as below:

For 
$$I_{REF} = 10uA$$
,  $V_{CC} = 12V$ :  
 $R1 = (Voltage at I_{REF} - V_{SS}) / I_{REF}$   
 $= (12 - 3) / 10uA$   
 $\approx 910k\Omega$ 

#### 8.7 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x128x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps in Table 8-6 to Table 8-10 show some examples on using the command "Set Re-map" A0h to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0, D1, D2 ... D8189, D8190, D8191 represent the 128x128 data bytes in the GDDRAM.


Table 8-6 shows the GDDRAM map under the following condition:

• Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Horizontal Address Increment (A[2]=0)
Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-6: GDDRAM address map 1



Solomon Systech Dec 2008 | P 30/68 | Rev 1.1 | SSD1327

Table 8-7 shows the GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)Disable Nibble Re-map (A[1]=0)Enable Vertical Address Increment (A[2]=1) Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-7: GDDRAM address map 2




Table 8-8 shows the GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Enable Column Address Re-map (A[0]=1)Enable Nibble Re-map (A[1]=1)Enable Horizontal Address Increment (A[2]=0)Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

Table 8-8: GDDRAM address map 3




Table 8-9 shows the example in which the display start line register is set to 10h with the following condition:

Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)Disable Nibble Re-map (A[1]=0)Enable Horizontal Address Increment (A[2]=0)Enable COM Re-map (A[4]=1)

Display Start Line=78h (corresponds to COM119)

P 31/68 SSD1327 Rev 1.1 Dec 2008 Solomon Systech

• Data byte sequence: D0, D1, D2 ... D8191

Table 8-9: GDDRAM address map 4





Table 8-10 shows the GDDRAM map under the following condition:

• Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)
Disable Nibble Re-map (A[1]=0)
Enable Horizontal Address Increment (A[2]=0)
Disable COM Re-map (A[4]=0)

- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=7Eh
- Data byte sequence: D0, D1, D2 ... D7811

Table 8-10: GDDRAM address map 5



### **Notes:**

<sup>(1]</sup> Please refer to Table 9-1 for the details of setting command "Set Re-map" A0h.

Solomon Systech Dec 2008 | P 32/68 | Rev 1.1 | SSD1327

<sup>(2)</sup> The "Display Start Line" is set by the command "Set Display Start Line" A1h and please refer to Table 9-1 for the setting details.

<sup>(3)</sup> The "Column Start/End Address" is set by the command "Set Column Address" 15h and please refer to Table 9-1 for the setting details.

<sup>(4)</sup> The "Row Start/End Address" is set by the command "Set Row Address" 75h and please refer to Table 9-1 for the setting details.

#### 8.8 Gray Scale Decoder

The gray scale effect is generated by controlling the pulse width (PW) of current drive phase, except GS0 there is no pre-charge (phase 2, 3) and current drive (phase 4). The driving period is controlled by the gray scale settings (setting  $0 \sim \text{setting } 127$ ). The larger the setting, the brighter the pixel will be. The Gray Scale Table stores the corresponding gray scale setting of the 16 gray scale levels (GS0 $\sim$ GS15) through the software commands B8h or B9h.

As shown in Figure 8-16, GDDRAM data has 4 bits, represent the 16 gray scale levels from GS0 to GS15. Note that the frame frequency is affected by GS15 setting.

Figure 8-16 : Relation between GDDRAM content and Gray Scale table entry (under command B9h Enable Linear Gray Scale Table)

GDDRAM data (4 bits)	Gray Scale Table	Default Gamma Setting (Command B9h)
0000	GS0	Setting 0
0001	GS1 <sup>(1)</sup>	Setting 0
0010	GS2	Setting 2
0011	GS3	Setting 4
:	:	:
:	:	:
1101	GS13	Setting 24
1110	GS14	Setting 26
1111	GS15	Setting 28

#### Note:

**SSD1327** | Rev 1.1 | P 33/68 | Dec 2008 | **Solomon Systech** 

<sup>(1)</sup> Both GS0 and GS1 have no 2<sup>nd</sup> pre-charge (phase 3) and current drive (phase 4), however GS1 has 1<sup>st</sup> pre-charge (phase 2).

#### 8.9 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1327 (assume internal  $V_{DD}$  is used).

Power ON sequence:

- 1. Power ON V<sub>CI</sub>.
- 2. After  $V_{CI}$  becomes stable, set wait time at least 1ms ( $t_0$ ) for internal  $V_{DD}$  become stable. Then set RES# pin LOW (logic low) for at least 100us ( $t_1$ ) <sup>(4)</sup> and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t<sub>2</sub>). Then Power ON V<sub>CC.</sub><sup>(1)</sup>
- 4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after 200ms  $(t_{AF})$ .




Figure 8-17: The Power ON sequence.

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF  $V_{CC}$ . (1), (2), (3)
- 3. Wait for t<sub>OFF</sub>. Power OFF V<sub>CI</sub> (where Minimum t<sub>OFF</sub>=0ms <sup>(5)</sup>, Typical t<sub>OFF</sub>=100ms)




Figure 8-18: The Power OFF sequence

#### Note:

Solomon Systech Dec 2008 | P 34/68 | Rev 1.1 | SSD1327

<sup>&</sup>lt;sup>(1)</sup> Since an ESD protection circuit is connected between  $V_{CI}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{CI}$  whenever  $V_{CI}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 8-17 and Figure 8-18.

<sup>(2)</sup> V<sub>CC</sub> should be kept float (disable) when it is OFF.

<sup>(3)</sup> Power pins (V<sub>CI</sub>, V<sub>CC</sub>) can never be pulled to ground under any circumstance.

 $<sup>^{(4)}</sup>$  The register values are reset after  $t_1$ .

<sup>&</sup>lt;sup>(5)</sup> V<sub>CI</sub> should not be Power OFF before V<sub>CC</sub> Power OFF.

# 8.10 V<sub>DD</sub> Regulator

In SSD1327, the power supply pin for core logic operation,  $V_{DD}$ , can be supplied by external source or internally regulated through the  $V_{DD}$  regulator.

The internal  $V_{DD}$  regulator is enabled by setting bit A[0] to 1b in command ABh "Function Selection".  $V_{CI}$  should be larger than 2.6V when using the internal  $V_{DD}$  regulator. The typical regulated  $V_{DD}$  is about 2.5V

It should be notice that, no matter  $V_{DD}$  is supplied by external source or internally regulated;  $V_{CI}$  must always be set equivalent to or higher than  $V_{DD}$ .

The following figure shows the  $V_{DD}$  regulator pin connection scheme:

Figure 8-19  $V_{\rm CI}$  > 2.6V,  $V_{DD}$  regulator enable pin connection scheme





Figure 8-20  $V_{\text{DD}}$  regulator disable pin connection scheme



No RAM access through MCU interface when there is no external / internal  $V_{\text{DD}}$ .

 SSD1327
 Rev 1.1
 P 35/68
 Dec 2008
 Solomon Systech

# 9 Command Table

**Table 9-1: Command Table** 

(R/W#(WR#) = 0, E(RD#) = 1 unless specific setting is stated)

1. Fur	1. Fundamental Command Table											
<b>D/C</b> #		<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	D3	D2	D1	D0	Command	Description	
0	15	0	0	0	1	0	1	0	1	Set Column	Setup Column start and end address	
0	A[5:0]	*	*	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Address	A[5:0]: Start Address, range:00h~3Fh,	
0	B[5:0]	*	*	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		(RESET = 00h)	
	. ,					,	_				B[5:0]: End Address, range:00h~3Fh,	
											(RESET = 3Fh)	
0	75	0	0	0	1	0	1	0	1	Set Row Address		
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		A[6:0]: Start Address, range:00h~7Fh,	
0	B[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		(RESET = 00h)	
											B[6:0]: End Address, range:00h~7Fh,	
											(RESET = 7Fh)	
	0.1	1		0	0	0	0	0	1	Set Contrast	Double byte command to release 1	
0	81	1	0	0	0	0	0	0	1	Set Contrast Control	Double byte command to select 1 out of 256	
0	A[7:0]	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$\mathbf{A}_1$	$A_0$	Control	contrast steps. Contrast increases as the value increases. (RESET = 7Fh)	
											Increases. (RESET - /FII)	
0	84 ~ 86	1	0	0	0	0	1	$X_1$	$X_0$	Reserved	Command for no operation	
	04 00	1	v	U		O	1	21	210	Reserved	Communa for no operation	
0	A0	1	0	1	0	0	0	0	0	Set Re-map	Re-map setting in Graphic Display Data RAM	
0	A[7:0]	0	$\mathbf{A}_{6}$	0	$A_4$	0	$A_2$	$A_1$	$A_0$	Set Ite map	(GDDRAM)	
	11[/.0]	Ü	1 20		1.24		1 12	1	1 10		(	
											A[0] = 0b, Disable Column Address Re-map	
											(RESET)	
											A[0] = 1b, Enable Column Address Re-map	
											A[1] = 0b, Disable Nibble Re-map (RESET)	
											A[1] = 1b, Enable Nibble Re-map	
											A[2] = 0b, Enable Horizontal Address Increment	
											(RESET)	
											A[2] = 1b, Enable Vertical Address Increment	
											A[2] = Oh. Deserved (DESET)	
											A[3] = 0b, Reserved (RESET)	
											A[4] = 0b, Disable COM Re-map (RESET)	
											A[4] = 1b, Enable COM Re-map	
											A[5] = 0b, Reserved (RESET)	
											A[6] = 0b, Disable COM Split Odd Even (RESET)	
											A[6] = 1b, Enable COM Split Odd Even	
											A[7] = 0b, Reserved (RESET)	
										a == : - =		
0	A1	1	0	1	0	0	0	0	1	* *	A[6:0]: Vertical shift by setting the starting address	
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$\mathbf{A}_1$	$A_0$	Line	of display RAM from 0 ~ 127 (RESET =	
											00h)	

 Solomon Systech
 Dec 2008
 P 36/68
 Rev 1.1
 SSD1327

1. Fui	. Fundamental Command Table													
<b>D/C</b> #	Hex	<b>D7</b>	<b>D6</b>	D5	D4	D3	D2	D1	D0		Description			
0	A2	1	0	1	0	0	0	1	0	Set Display Offset	A[6:0]: Set vertical offset by COM from $0 \sim 127$			
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$\mathbf{A}_1$	$A_0$		(RESET = 00h)			
											e.g. Set A[6:0] to 010000b to move COM16 towards COM0 direction for 16 row			
0	A4 ~ A7	1	0	1	0	0	1	$X_1$	$X_0$	Set Display Mode	A4h = Normal display (RESET)			
0	A4 ~ A7	1	U	1	0	U	1	$\Lambda_1$	$\Lambda_0$	Set Display Mode	A411 – Normai dispiay (RESE1)			
											A5h = All ON (All pixels have gray scale of 15, GS15)			
											A6h = All OFF (All pixels have gray scale of 0, GS0)			
											A7h = Inverse Display (GS0 → GS15, GS1 → GS14, GS2 → GS13,)			
0	A8	1	0	1	0	1	0	0	0	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX:			
0	A[6:0]	*	$\mathbf{A}_{6}$	$A_5$	$A_4$	$A_3$	$A_2$	$\mathbf{A}_1$	$A_0$	Set West Ratio	rijo.oj. Set wezi iulio nom rowezi – izowezi.			
											A[6:0] = 15  represents  16MUX			
											A[6:0] = 16  represents  17MUX			
											: A[6:0] = 126 represents 127MUX			
											A[6:0] = 120 represents $127$ MOX A[6:0] = 127 represents $128$ MUX (RESET)			
											It should be noted that A[6:0]= $0\sim14$ is not allowed			
0	AB	1	0	1	0	1	0	1	1	Function	A[0]=0b, Select external V <sub>DD</sub> (i.e. Disable internal			
0	A[0]	0	0	0	0	0	0	0	$A_0$	Selection A	V <sub>DD</sub> regulator)			
											A[0]=1b, Enable internal V <sub>DD</sub> regulator (RESET)			
0	AE / AF	1	0	1	0	1	1	1	$A_0$	Set Display ON/OFF	A[0] = 0b, AEh = Display OFF (sleep mode) (RESET)			
	7.1	-	0			0	0	0			A[0] = 1b, AFh = Display ON in normal mode			
0	B1 A[7:0]	1 A <sub>7</sub>	$0$ $A_6$	$A_5$	$A_4$	$0$ $A_3$	$0$ $A_2$	$0$ $A_1$	$A_0$	Set Phase Length	A[3:0]: Phase 1 period of 1~15 DCLK's e.g. A[3:0] = 1111b, 15 DCLK Clock (RESET = 0100b)			
											A[7:4]: Phase 2 period of 1~15 DCLK's e.g. A[7:4] = 1111b, 15 DCLK Clocks (RESET = 0111b)			
											Note (1) 0 DCLK is invalid in phase 1 & phase 2			
											(2) GS15 level pulse width must be set larger than			
											the period of phase 1 + phase 2			
0	B2	1	0	1	1	0	0	1	0	NOP	Command for no operation			
		•	•											

**SSD1327** Rev 1.1 P 37/68 Dec 2008 **Solomon Systech** 

1. Fu	1. Fundamental Command Table													
<b>D/C</b> #	Hex	<b>D7</b>	<b>D6</b>	D5	D4	D3	D2	D1	<b>D</b> 0		Description			
0	В3	1	0	1	1	0	0	1	1		A[3:0]: Define divide ratio (D) of display clock			
0	A[7:0]	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Divider /Oscillator Frequency	Divide ratio=A[3:0]+1 (RESET is 0000b, i.e. divide ratio = 1)  A[7:4]: Set the Oscillator Frequency, F <sub>OSC</sub> .			
											Oscillator Frequency increases with the value of A[7:4] and vice versa.  (Range:0000b~1111b)  (RESET = 0000b)			
0	B5 A[1:0]	1	0	1 0	1 0	0	1 0	$0$ $A_1$	1 A <sub>0</sub>	GPIO	A[1:0] = 00b represents GPIO pin HiZ, input disable (always read as low) A[1:0] = 01b represents GPIO pin HiZ, input			
											enable A[1:0] = 10b represents GPIO pin output Low (RESET) A[1:0] = 11b represents GPIO pin output High			
0 0	B6 A[3:0]	1 *	0	1 *	1 *	$0$ $A_3$	1 A <sub>2</sub>	1 A <sub>1</sub>	$0$ $A_0$	Set Second pre- charge Period	A[3:0]: Second Pre-charge period of 1~15 DCLK's e.g. A[3:0] = 1111b, 15 DCLK Clock (RESET = 0100b)			
											Note			
											(1) This command is used to adjust the second pre- charge period after enabling the second pre-charge by setting A[1] = 1b in command D5h			
0	В8	1	0	1	1	1	0	0	0	Set Gray Scale	The next 15 data bytes set the gray scale pulse			
0	A1[5:0]	*	*	A1 <sub>5</sub>	$A1_4$	$A1_3$	$A1_2$	$A1_1$	$A1_0$	Table	width in unit of DCLK's.			
0	A2[5:0]	*	*	A2 <sub>5</sub>	$A2_4$	$A2_3$	$A2_2$	$A2_1$	$A2_0$		A 1[5:0] realize for CC1 level Dules width			
											A1[5:0], value for GS1 level Pulse width A2[5:0], value for GS2 level Pulse width			
	 A14[5:0] A15[5:0]	*	*			 A14 <sub>3</sub> A15 <sub>3</sub>					A14[5:0], value for GS14 level Pulse width A15[5:0], value for GS15 level Pulse width			
											Note			
											(1) The pulse width value of GS1, GS2,, GS15 should not be equal. i.e. 0 <gs1<gs2 <gs15<="" td=""></gs1<gs2>			
											(2) GS15 level pulse width must be set larger than the period of phase 1 + phase 2			
0	В9	1	0	1	1	1	0	0	1	Linear LUT	The default Linear Gray Scale table is set in unit of DCLK's as follow			
											GS0 level pulse width = 0; GS1 level pulse width = 0; GS2 level pulse width = 2; GS3 level pulse width = 4;			
											GS14 level pulse width = 26; GS15 level pulse width = 28			

 Solomon Systech
 Dec 2008
 P 38/68
 Rev 1.1
 SSD1327

1. Fundamental Command Table  D(C#  Hov   D7   D6   D5   D4   D3   D1   D0   Command   Description													
D/C#	Hex	D7	<b>D6</b>	D5	<b>D4</b>	D3	D2	D1	D0	Command	Description		
0	BB	1	0	1	1	1	0	1	1	NOP	Command for no operation		
0	BC A[3:0]	1 0	0	1 0	1 0	1 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Pre-charge voltage	Set pre-charge voltage level.		
											$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
0 0	BE A[2:0]	1 0	0 0	1 0	1 0	1 0	1 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set V <sub>COMH</sub>	A[2:0]   Hex code   V COMH		
0 0	D5 A[2:0]	1 0	1 1	0 1	1 0	0 0	1 0	0 A <sub>1</sub>	1 A <sub>0</sub>	Function Selection B	A[1] = 0b: Disable second precharge (RESET) A[1] = 1b: Enable second precharge  A[0] = 0b: Internal VSL (RESET) A[0] = 1b: Enable external VSL  Note  (1) Refer to Table 7-1 for VSL pin details		
0 0	FD A[2]	1 0	1 0	1 0	1 1	1 0	1 A <sub>2</sub>	0 1	1 0	Set Command Lock	A[2]: MCU protection status.  A[2] = 0b, Unlock OLED driver IC MCU interface from entering command (RESET)  A[2] = 1b, Lock OLED driver IC MCU interface from entering command  Note  (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command		

**SSD1327** Rev 1.1 P 39/68 Dec 2008 **Solomon Systech** 

2. <b>Sc</b>	rolling Co	mmar	nd Tal	ble							
<b>D/C</b> #					D4	<b>D3</b>	D2	D1	<b>D</b> 0	Command	Description
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	26 / 27 A[7:0] B[6:0] C[2:0] D[6:0] E[5:0] F[5:0] G[7:0]	0 0 * * * * * * 0	0 0 B <sub>6</sub> * D <sub>6</sub> * 0	1 0 B <sub>5</sub> * D <sub>5</sub> E <sub>5</sub> F <sub>5</sub> 0	0 0 B <sub>4</sub> 0 D <sub>4</sub> E <sub>4</sub> F <sub>4</sub> 0	0 0 B <sub>3</sub> 0 D <sub>3</sub> E <sub>3</sub> F <sub>3</sub> 0	1 0 B <sub>2</sub> C <sub>2</sub> D <sub>2</sub> E <sub>2</sub> F <sub>2</sub> 0	1 0 B <sub>1</sub> C <sub>1</sub> D <sub>1</sub> E <sub>1</sub> F <sub>1</sub> 0	X <sub>0</sub> 0 B <sub>0</sub> C <sub>0</sub> D <sub>0</sub> E <sub>0</sub> F <sub>0</sub> 0	Continuous Horizontal Scroll Setup	26h, X[0]=0, Right Horizontal Scroll 27h, X[0]=1, Left Horizontal Scroll (Horizontal scroll by 1 column)  A[7:0]: Dummy byte (Set as 00h)  B[2:0]: Define start row address; range:00h~7Fh,
0	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Note  (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h with the following valid sequences:  Valid command sequence 1: 26h ;2Fh. Valid command sequence 2: 27h ;2Fh.

Note
(1) "\*" stands for "Don't care".

Dec 2008 P 40/68 Rev 1.1 SSD1327 **Solomon Systech** 

## 9.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

Table 9-2: Address increment table (Automatic)

D/C#	R/W# (WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes

**SSD1327** | Rev 1.1 | P 41/68 | Dec 2008 | **Solomon Systech** 

## 10 COMMAND DESCRIPTIONS

## 10.1 Fundamental command description

#### 10.1.1 Set Column Address (15h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command A0h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

#### **10.1.2 Set Row Address (75h)**

This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled by command A0h, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

The diagram below shows the way of column and row address pointer movement through the example: column start address is set to 2 and column end address is set to 61, row start address is set to 1 and row end address is set to 126; horizontal address increment mode is enabled by command A0h. In this case, the graphic display data RAM column accessible range is from column 2 to column 61 and from row 1 to row 126 only. In addition, the column address pointer is set to 2 and row address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in* Figure 10-1). Whenever the column address pointer finishes accessing the end column 61, it is reset back to column 2 and row address is automatically increased by 1 (*solid line in* Figure 10-1). While the end row 126 and end column 61 RAM location is accessed, the row address is reset back to 1 and the column address is reset back to 2 (*dotted line in* Figure 10-1).

0 2 61 62 63 Column address SEG outputs SEG125 SEG126 SEG123 SEG124 SEG3 SEG4 Row 0 Row 1 Row 2 П **Row 125** Row 126 Row 127

Figure 10-1: Example of Column and Row Address Pointer Movement

Solomon Systech Dec 2008 | P 42/68 | Rev 1.1 | SSD1327

## 10.1.3 Set Contrast Current (81h)

This double byte command is used to set Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current  $I_{SEG}$  increases linearly with the contrast step, which results in brighter display.

## 10.1.4 NOP $(84h \sim 86h)$

These are no operation commands.

#### **10.1.5** Set Re-map (A0h)

This double byte command has multiple configurations and each bit setting is described as follows:

- Column Address Remapping (A[0])
  This bit is made for increase the flexibility layout of segment signals in OLED module with segment arranged from left to right (when A[0] is set to 0) or from right to left (when A[0] is set to 1).
- Nibble Remapping (A[1])
  When A[1] is set to 1, the two nibbles of the data bus for RAM access are re-mapped, such that (D7, D6, D5, D4, D3, D2, D1, D0) acts like (D3, D2, D1, D0, D7, D6, D5, D4).
  If this feature works together with Column Address Re-map, it would produce an effect of flipping the outputs from SEG0~127 to SEG127~SEG0 as show in Table 8-8.

#### • Address increment mode (A[2])

When A[2] is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in Figure 10-2.

Figure 10-2: Address Pointer Movement of Horizontal Address Increment Mode

**SSD1327** | Rev 1.1 | P 43/68 | Dec 2008 | **Solomon Systech** 

When A[2] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read / written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in Figure 10-3.

Figure 10-3: Address Pointer Movement of Vertical Address Increment Mode

	0	0		1		62	2	63	3	Column address
Row 0			7		<b>7</b> .	7		1		
Row 1					<b>/</b>					
:					: /					
Row 126					/					
Row 127	•	,	1			1	7	\ \		


# • COM Remapping (A[4])

This bit defines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down (when A[4] is set to 0) or from bottom to up (when A[4] is set to 1). Table 8-9 shows an example of the using the COM Remapping to perform vertical scrolling.

• Splitting of Odd / Even COM Signals (A[6])
This bit is made to match the COM layout connection on the panel.

When A[6] is set to 0, no splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):

Figure 10-4: Output pin assignment when command A0h bit A[6]=0.




<b>Output Pin</b>	Connection
SSD1327Z	Panel
COM0	ROW0
COM1	ROW1
COM2	ROW2
COM3	ROW3
:	•
COM63	ROW63
COM64	ROW64
:	• •
COM125	ROW125
COM126	ROW126
COM127	ROW127

Solomon Systech Dec 2008 | P 44/68 | Rev 1.1 | SSD1327

When A[6] is set to 1, splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):

Figure 10-5: Output pin assignment when command A0h bit A[6]=1.



<b>Output Pin</b>	Connection
SSD1327Z	Panel
COM0	ROW0 (Even)
COM1	ROW2
COM2	ROW4
:	:
COM61	ROW122
COM62	ROW124
COM63	ROW126
COM64	ROW1 (Odd)
COM65	ROW3
COM66	ROW5
:	:
COM125	ROW123
COM126	ROW125
COM127	ROW127

**SSD1327** | Rev 1.1 | P 45/68 | Dec 2008 | **Solomon Systech** 

# 10.1.6 Set Display Start Line (A1h)

This double byte command is to set Display Start Line register for determining the starting address of display RAM to be displayed by selecting a value from 0 to 127. Figure 10-6 shows an example using this command of this command when MUX ratio= 128 and MUX ratio= 90 and Display Start Line = 40. In there, "ROW" means the graphic display data RAM row.

Figure 10-6: Example of Set Display Start Line with no Remapping

			MUX ratio $(A8h) = 90$	MUX  ratio  (A8h) = 90
COM Pin	Display Start Line (A1h)		Display Start Line (A1h)	Display Start Line (A1h)
	= 0	= 40	= 0	= 40
	ROW0	ROW40	ROW0	ROW40
	ROW1	ROW41	ROW1	ROW41
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
•	•	:	•	:
	:	:	•	:
COM48	ROW48	ROW88	ROW48	ROW88
COM49	ROW49	ROW89	ROW49	ROW89
COM50	ROW50	ROW90	ROW50	ROW90
COM51	ROW51	ROW91	ROW51	ROW91
	:	:	•	:
	:	:	•	:
COM86	ROW86	ROW126	ROW86	ROW126
COM87	ROW87	ROW127	ROW87	ROW127
COM88	ROW88	ROW0	ROW88	ROW0
COM89	ROW89	ROW1	ROW89	ROW1
COM90	ROW90	ROW2	-	_
COM91	ROW91	ROW3	-	-
	:	:	•	:
•	:	:	•	:
COM124	ROW124	ROW36	=	-
COM125	ROW125	ROW37	-	_
COM126	ROW126	ROW38	-	_
COM127	ROW127	ROW39	-	-
Display Example	SOLOMON SYSTECH	SOLOMON	SOLOMON.	SOLOMON SYSTECH

**Solomon Systech** Dec 2008 | P 46/68 | Rev 1.1 | **SSD1327** 

# 10.1.7 Set Display Offset (A2h)

This double byte command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0~COM127.

shows an example using this command when MUX ratio= 128 and MUX ratio= 90 and Display Offset = 40. In there, "Row" means the graphic display data RAM row.

Figure 10-7: Example of Set Display Offset with no Remapping

	$\overline{MUX}$ ratio $(A8h) = 128$	MUX ratio $(A8h) = 128$	MUX ratio $(A8h) = 90$	MUX  ratio  (A8h) = 90
COM Div	Display Offset (A2h)=0	Display Offset (A2h)=40	Display Offset (A2h)=0	Display Offset (A2h)=40
COM PII	ROW0	ROW40	ROW0	ROW40
COM0		ROW40 ROW41	ROW1	ROW40 ROW41
	ROW1		II.	
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
<u>:</u>	•	:	:	<u>:</u>
		:	DOM/40	: DOM/00
		ROW88	ROW48	ROW88
	ROW49	ROW89	ROW49	ROW89
	ROW50	ROW90	ROW50	-
COM51	ROW51	ROW91	ROW51	-
:	•	•	:	:
:	•	•	:	:
COM86	ROW86	ROW126	ROW86	-
	ROW87	ROW127	ROW87	-
	ROW88	ROW0	ROW88	ROW0
	ROW89	ROW1	ROW89	ROW1
	ROW90	ROW2	-	R0W2
COM91	ROW91	ROW3	-	ROW3
:	•	-	· ·	:
:	:	-	:	:
COM124	ROW124	ROW36	-	ROW36
COM125	ROW125	ROW37	-	ROW37
COM126	ROW126	ROW38	-	ROW38
COM127	ROW127	ROW39	-	ROW39
Display Example	SOLOMON SYSTECH	SOLOMON		COLOMON

**SSD1327** | Rev 1.1 | P 47/68 | Dec 2008 | **Solomon Systech** 

## 10.1.8 Set Display Mode (A4h ~ A7h)

These are single byte commands (A4h  $\sim$  A7h) and are used to set display status to Normal Display, Entire Display ON, Entire Display OFF or Inverse Display, respectively.

• Normal Display (A4h)
Reset the "Entire Display ON, Entire Display OFF or Inverse Display" effects and turn the data to ON at the corresponding gray level. Figure 10-8 shows an example of Normal Display.

Figure 10-8: Example of Normal Display





Memory

Display

• Set Entire Display ON (A5h) Force the entire display to be at gray scale level GS15, regardless of the contents of the display data RAM, as shown on Figure 10-9.

Figure 10-9: Example of Entire Display ON







Display

• Set Entire Display OFF (A6h)
Force the entire display to be at gray scale level GS0, regardless of the contents of the display data RAM, as shown on Figure 10-10.

Figure 10-10: Example of Entire Display OFF







Display

• Inverse Display (A7h)
The gray scale level of display data are swapped such that "GS0" <-> "GS15", "GS1" <-> "GS14", etc. Figure 10-11 shows an example of inverse display.

Figure 10-11: Example of Inverse Display





Solomon Systech Dec 2008 | P 48/68 | Rev 1.1 | SSD1327

## 10.1.9 Set Multiplex Ratio (A8h)

This double byte command sets multiplex ratio (MUX ratio) from 16MUX to 128MUX. In RESET, multiplex ratio is 128MUX. Please refer to Figure 10-6 and Figure 10-7 for the example of setting different MUX ratio.

## 10.1.10 Function selection A (ABh)

This double byte command is used to enable or disable the  $V_{\text{DD}}$  regulator.

Internal  $V_{DD}$  regulator is enabled when the bit A[0] is set to 1b, while internal  $V_{DD}$  regulator is disabled when A[0] is set to 0b.

## 10.1.11 Set Display ON/OFF (AEh / AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is OFF (command AEh), the segment pins are in  $V_{SS}$  state and common pins are in high impedance state.


Power supply setting (1)

Send command AFh to turn the panel display ON (2)

Display on and start to write RAM

Figure 10-12: Display ON Sequence (when initial start)

Figure 10-13: Display OFF Sequence




#### Note:

- (1) Please follow the power ON sequence as suggested on Figure 8-17
- $^{\left(2\right)}$  Internal  $V_{DD}$  regulator is ON as default
- (3) The RAM content is kept during display off at both sleep mode and the case that internal V<sub>DD</sub> regulator is disabled.

 $^{(4)}$  It is recommended to disable internal  $V_{DD}$  regulator during Sleep mode for power save. Refer to Table 12-1.

**SSD1327** | Rev 1.1 | P 49/68 | Dec 2008 | **Solomon Systech** 

Figure 10-14: Display ON Sequence (During Sleep mode and internal  $V_{DD}$  regulator is disabled)



#### Note:

 $^{(1)}$  The RAM content is kept during display off at sleep mode and internal  $V_{DD}$  regulator is disabled.

## 10.1.12 Set Phase Length (B1h)

This double byte command sets the length of phase 1 and 2 of segment waveform of the driver.

- Phase 1 (A[3:0]): Set the period from 1 to 15 in the unit of DCLKs. A larger capacitance of the OLED pixel may require longer period to discharge the previous data charge completely.
- Phase 2 (A[7:4]): Set the period from 1 to 15 in the unit of DCLKs. A longer period is needed to charge up a larger capacitance of the OLED pixel to the target voltage V<sub>P</sub>.

## 10.1.13 NOP (B2h)

These are no operation commands.

## 10.1.14 Set Front Clock Divider / Oscillator Frequency (B3h)

This double byte command consists of two functions:

- Front Clock Divide Ratio (A[3:0])
  Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to Section 8.3 for the detail relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
  Program the oscillator frequency Fosc which is the source of CLK if CLS pin is pulled HIGH. The 4-bit value results in 16 different frequency settings being available.

## 10.1.15 Set GPIO (B5h)

This double byte command is used to set the states of GPIO0 and GPIO1 pins. Refer to Table 9-1 for details.

**Solomon Systech** Dec 2008 | P 50/68 | Rev 1.1 | **SSD1327** 

## 10.1.16 Set Second Pre-charge period (B6h)

This double byte command is used to set the phase 3 second pre-charge period. The period of phase 3 can be programmed by command B6h and it is ranged from 0 to 15 DCLK's (as long as the second pre-charge is enabled by setting A[1] of command D5h to 1). Please refer to Table 9-1 for the detail information.

## 10.1.17 Set Gray Scale Table (B8h)

This command is used to set each individual gray scale level for the display. Except gray scale levels GS0 that has no pre-charge and current drive, each gray scale level is programmed in the length of current drive stage pulse width with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when it's turned ON. Following the command B8h, the user has to set the gray scale setting for GS1, GS2, ..., GS14, GS15 one by one in sequence. Refer to Section 8.8 for details.

The setting of gray scale table entry can perform gamma correction on OLED panel display. Since the perception of the brightness scale shall match the image data value in display data RAM, appropriate gray scale table setting like the example shown below (Figure 10-15) can compensate this effect.




Figure 10-15: Example of Gamma correction by Gamma Look Up table setting

## 10.1.18 Select Default Linear Gray Scale Table (B9h)

This single byte command reloads the preset linear Gray Scale table as GS0 =Gamma Setting 0, GS1 = Gamma Setting 0, GS2 = Gamma Setting 2, ..., GS14 = Gamma Setting 26, GS15 = Gamma Setting 28. Refer to Section 8.8 for details.

## 10.1.19 NOP (BBh)

These are no operation commands.

## 10.1.20 Set Pre-charge voltage (BCh)

This double byte command sets the first pre-charge voltage (phase 2) level of segment pins. The level of pre-charge voltage is programmed with reference to  $V_{\rm CC}$ . Refer to Table 9-1 for details.

## 10.1.21 Set V<sub>COMH</sub> Voltage (BEh)

This double byte command sets the high voltage level of common pins,  $V_{COMH}$ . The level of  $V_{COMH}$  is programmed with reference to  $V_{CC}$ . Refer to Table 9-1 for details.

SSD1327 | Rev 1.1 | P 51/68 | Dec 2008 | Solomon Systech

## 10.1.22 Function selection B (D5h)

This double byte command consists of two functions:

- Set second precharge (A[1])
  Second precharge is enabled when A[1] is set to 1, whereas it is disabled as default at A[1] = 0.
- Set VSL (A[0])
  External VSL is enabled when A[0] is set to 1, whereas it is set to internal VSL as default at A[0] = 0.
  Refer to Table 9-1 for details.

## 10.1.23 Set Command Lock (FDh)

This double byte command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is call "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resume from the "Lock" state. And the driver IC will then respond to the command and memory access.

Solomon Systech Dec 2008 | P 52/68 | Rev 1.1 | SSD1327

# 10.2 Graphic Acceleration command description

## 10.2.1 Horizontal Scroll Setup (26h/27h)

This command consists of consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page and scrolling speed.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1327 horizontal scroll is designed for 128 columns scrolling. The following two figures (Figure 10-16, Figure 10-17, and Figure 10-18) show the examples of using the horizontal scroll:


Figure 10-16: Horizontal scroll example: Scroll RIGHT by 1 column

Original Setting	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	:	:	÷	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127
After one scroll step	SEG127	SEG0	SEG1	SEG2	SEG3	SEG4	:	:	:	SEG121	SEG122	SEG123	SEG124	SEG125	SEG126

Figure 10-17: Horizontal scroll example: Scroll LEFT by 1 column

Original Setting	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	:		:	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127
After one scroll step	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	:	:	:	SEG123	SEG124	SEG125	SEG126	SEG127	SEG0

Figure 10-18: Horizontal scrolling setup example



**SSD1327** | Rev 1.1 | P 53/68 | Dec 2008 | **Solomon Systech** 

## 10.2.2 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

## 10.2.3 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands: 26h / 27h. The setting in the latest scrolling setup command overwrites the setting in the previous scrolling setup command.

The following actions are prohibited after the scrolling is activated,

- 1. RAM access (Data write or read).
- 2. Changing the horizontal scroll setup parameters.

Solomon Systech Dec 2008 | P 54/68 | Rev 1.1 | SSD1327

## 11 MAXIMUM RATINGS

**Table 11-1: Maximum Ratings** 

(Voltage Reference to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{ m DD}$		-0.5 to 2.75	V
$V_{CC}$	Supply Voltage	-0.5 to 19.0	V
$V_{CI}$		-0.3 to 4.0	V
$V_{ m SEG}$	SEG output voltage	0 to V <sub>CC</sub>	V
$V_{COM}$	COM output voltage	0 to 0.9*V <sub>CC</sub>	V
$V_{in}$	Input voltage	Vss-0.3 to $V_{CI}$ +0.3	V
$T_{A}$	Operating Temperature	-40 to +85	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

**SSD1327** Rev 1.1 P 55/68 Dec 2008 **Solomon Systech** 

<sup>\*</sup>This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## 12 DC CHARACTERISTICS

# **Conditions (Unless otherwise specified):**

Voltage referenced to  $V_{SS}$   $V_{DD}$  = 1.65 to 2.6V  $V_{CI}$  = 1.65 to 3.5V ( $V_{CI}$  must be larger than or equal to  $V_{DD}$ )  $T_A$  = 25°C

**Table 12-1: DC Characteristics** 

Symbol	Parameter	Test Co	ondition	Min.	Тур.	Max.	Unit
$V_{CC}$	Operating Voltage	-		8	-	18	V
$V_{\mathrm{DD}}$	Logic Supply Voltage	-		1.65	-	2.6	V
$V_{CI}$	Low voltage power supply,			1.65	_	3.5	V
	power supply for I/O pins	-			-		
$V_{OH}$	High Logic Output Level	Iout = 100uA		0.9*V <sub>CI</sub>	-	$V_{CI}$	V
V <sub>OL</sub>	Low Logic Output Level	Iout = 100uA		0	-	$0.1*V_{CI}$	V
$V_{\rm IH}^{(1)}$	High Logic Input Level	-		$0.8*V_{CI}$	-	V <sub>CI</sub>	V
V <sub>IL</sub> (1)	Low Logic Input Level	-	F	0	-	0.2*V <sub>CI</sub>	V
I <sub>SLP_VDD</sub>	V <sub>DD</sub> Sleep mode Current	$V_{CI} = 2.8V$ , $V_{CC} = OF$ $V_{DD}(external) = 2.5V$ No panel attached		-	-	10	uA
		V - 2 9V	External $V_{DD} = 2.5V$	-	-	10	uA
I <sub>SLP_VCI</sub>	V <sub>CI</sub> Sleep mode Current	$V_{CI} = 2.8V$ , $V_{CC} = OFF$ Display OFF,	Enable Internal V <sub>DD</sub> during Sleep mode	-	-	40	uA
_		No panel attached	Disable Internal V <sub>DD</sub> during Sleep mode (Deep Sleep mode)	-	-	10	uA
I <sub>SLP_VCC</sub>	V <sub>CC</sub> Sleep mode Current	$V_{CI} = 2.8V$ , $V_{CC} = 8 \sim V_{DD}(external) = 2.5V$ No panel attached	18V	-	-	10	uA
$I_{DD}$	V <sub>DD</sub> Supply Current	$V_{CI} = 3.5V$ , $V_{CC} = 1$ External $V_{DD} = 2.5V$ panel attached, cont	V, Display ON, No	-	22	-	uA
l <sub>T</sub>	V <sub>CI</sub> Supply Current	$V_{CI} = 3.5V$ , $V_{CC} = 1$ Display ON, No par		-	35	50	uA
$I_{CI}$	V <sub>CI</sub> Supply Cullent	attached, contrast =		-	95	120	uA
Т	V. Supply Current	$V_{CI} = 3.5V$ , $V_{CC} = 1$		-	600	750	uA
$I_{CC}$	V <sub>CC</sub> Supply Current	Display ON, No parattached, contrast =		-	600	750	uA
		Contrast = FF		-	300	370	uA
	Segment Output Current	Contrast = AF		-	206	-	uA
$I_{SEG}$	Setting	Contrast = 7F		-	150	-	uA
-3EG	$V_{CC}$ =18V, $I_{REF}$ =10uA	Contrast = 3F			75	_	uA
				_		-	
	Comment	Contrast = 1F	/ T	-	37.5	-	uA
Dev	Segment output current uniformity	$\begin{aligned} \text{Dev} &= (\text{I}_{\text{SEG}} - \text{I}_{\text{MID}}) \\ \text{I}_{\text{MID}} &= (\text{I}_{\text{MAX}} + \text{I}_{\text{MIN}}) \\ \text{I}_{\text{SEG}} &= \text{Segment curr} \end{aligned}$	/2	-3	-	3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FFh)	Adj Dev = $(I[n]-I[n]$ (I[n]+I[n+1])	n+1])/	-2	-	2	%

 Solomon Systech
 Dec 2008
 P 56/68
 Rev 1.1
 SSD1327

## 13 AC CHARACTERISTICS

## **Conditions:**

Voltage referenced to  $V_{\rm SS}$  $V_{DD} = 2.4 \text{ to } 2.6 \text{ V}$  $T_A = 25$ °C

**Table 13-1 : AC Characteristics** 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
	Oscillation Frequency of Display Timing Generator	$V_{CI} = 2.8V$ , internal $V_{DD}$	535	595	655	kHz
HEDM	Frame Frequency for 128 MUX Mode	128x128 Graphic Display Mode, Display ON, Internal Oscillator Enabled	-	F <sub>OSC</sub> * 1 / (D * K * 128) <sup>(2)</sup>	-	Hz
$t_{RES}$	Reset low pulse width (RES#)	-	2000	-	-	ns

K: Phase 1 period + Phase 2 period + X X: DCLKs in current drive period.

Default K is 4 + 7 + 30 = 41

Rev 1.1 | P 57/68 | Dec 2008 Solomon Systech SSD1327

Note  $F_{OSC}$  stands for the frequency value of the internal oscillator and the value is measured when command B3h A[7:4] is


<sup>(2)</sup> D: divide ratio

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{CI} - V_{SS} = 1.65 \text{V to } 3.5 \text{V}, T_A = 25 ^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	10	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
DW	Chip Select Low Pulse Width (read)	120			<b>n</b> .a
$PW_{CSL}$	Chip Select Low Pulse Width (write)	60	_	-	ns
DW	Chip Select High Pulse Width (read)	60			nc
$PW_{CSH}$	Chip Select High Pulse Width (write)	60	_	_	ns
$t_R$	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	_	-	15	ns

Figure 13-1: 6800-series MCU parallel interface characteristics




 Solomon Systech
 Dec 2008
 P 58/68
 Rev 1.1
 SSD1327

Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{CI} - V_{SS} = 1.65V \text{ to } 3.5V, T_A = 25^{\circ}C)$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	10	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$t_{\mathrm{PWLR}}$	Read Low Time	150	-	-	ns
$t_{\mathrm{PWLW}}$	Write Low Time	60	-	-	ns
$t_{PWHR}$	Read High Time	60	-	-	ns
$t_{\mathrm{PWHW}}$	Write High Time	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_{\mathrm{F}}$	Fall Time	-	-	15	ns
$t_{CS}$	Chip select setup time	0	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	0	-	-	ns
$t_{CSF}$	Chip select hold time	20	-	-	ns

Figure 13-2: 8080-series MCU parallel interface characteristics




**SSD1327** Rev 1.1 P 59/68 Dec 2008 **Solomon Systech** 

Table 13-4: Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{CI} - V_{SS} = 1.65 \text{V to } 3.5 \text{V}, T_A = 25 ^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	100	-	-	ns
$t_{AS}$	Address Setup Time	15	-	-	ns
$t_{AH}$	Address Hold Time	15	-	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{CLKL}$	Clock Low Time	20	-	-	ns
$t_{CLKH}$	Clock High Time	20	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns

Figure 13-3 : Serial interface characteristics (4-wire SPI)



SCLK (D0)
SDIN(D1)
D7
D6
D5
D4
D3
D2
D1
D0


 Solomon Systech
 Dec 2008
 P 60/68
 Rev 1.1
 SSD1327

Table 13-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{CI} - V_{SS} = 1.65 \text{V to } 3.5 \text{V}, T_A = 25 ^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
$t_{cycle}$	Clock Cycle Time	100	-	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{CLKL}$	Clock Low Time	20	-	-	ns
$t_{CLKH}$	Clock High Time	20	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns

Figure 13-4: Serial interface characteristics (3-wire SPI)




**SSD1327** Rev 1.1 P 61/68 Dec 2008 **Solomon Systech** 

Table 13-6: I<sup>2</sup>C Interface Timing Characteristics

 $(V_{CI} - V_{SS} = 1.65V \text{ to } 3.5V, T_A = 25^{\circ}C)$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	-	us
t <sub>HSTART</sub>	Start condition Hold Time	0.6	-	-	us
$t_{HD}$	Data Hold Time (for "SDA <sub>OUT</sub> " pin)	0	-	-	ns
	Data Hold Time (for "SDA <sub>IN</sub> " pin)	300	-	-	ns
$t_{\mathrm{SD}}$	Data Setup Time	100	-	-	ns
t <sub>SSTART</sub>	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
$t_{SSTOP}$	Stop condition Setup Time	0.6	-	-	us
$t_R$	Rise Time for data and clock pin	-	-	300	ns
$t_{\rm F}$	Fall Time for data and clock pin	-	-	300	ns
t <sub>IDLE</sub>	Idle Time before a new transmission can start	1.3	-	-	us


Figure 13-5: I<sup>2</sup>C interface Timing characteristics



 Solomon Systech
 Dec 2008
 P 62/68
 Rev 1.1
 SSD1327


## 14 APPLICATION EXAMPLES

Figure 14-1 : SSD1327Z application example for 8-bit 6800-parallel interface mode (Internal regulated  $V_{DD}$ )



**SSD1327** | Rev 1.1 | P 63/68 | Dec 2008 | **Solomon Systech** 

Figure 14-2 : SSD1327UR1 application example for 8-bit 6800-parallel interface mode (Internal regulated  $V_{DD}$ )




 Solomon Systech
 Dec 2008
 P 64/68
 Rev 1.1
 SSD1327

## 15 PACKAGE INFORMATION

# 15.1 SSD1327Z Die Tray Information

Figure 15-1: SSD1327Z Die Tray Drawing



## Remark

- 1. Tray material: Permanent Antistatic
- 2. Tray color code: Black
- 3. Surface resistance  $10^9 \sim 10^{12} \Omega$
- 4. Pocket bottom: Rough Surface

**SSD1327** Rev 1.1 P 65/68 Dec 2008 **Solomon Systech** 

Table 15-1: SSD1327Z Die Tray Dimensions

Parameter	Dimensions
rarameter	mm (mil)
W1	76.00±0.10 (2992)
W2	68.00±0.10 (2677)
W3	68.30±0.10 (2689)
$D_X$	9.44±0.10 (372)
$TP_X$	57.12±0.10 (2249)
$D_{Y}$	6.02±0.10 (237)
$TP_{Y}$	63.96±0.10 (2518)
$P_{X}$	9.52±0.05 (375)
$P_{Y}$	2.46±0.05 (97)
X	8.09±0.05 (319)
Y	1.02±0.05 (40)
Z	0.40±0.05 (16)
N (number of die)	180

 Solomon Systech
 Dec 2008
 P 66/68
 Rev 1.1
 SSD1327

## 15.2 SSD1327UR1 detail dimension





Figure 15-2: SSD1327UR1 Detail Dimension



## NOTF:

1. GENERAL TOLERANCE: ±0.05mm

2. MATERIAL PI: 38±4um

CU: 8±2um SR: 10±5um

(OTHER TOLERANCE: ±0.200mm)

3. Sn PLATING  $0.20\pm0.050$ um

4. TAPSITE: 4 SPH, 19mm

5. Halogen free

**SSD1327** Rev 1.1 P 67/68 Dec 2008 **Solomon Systech** 

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

http://www.solomon-systech.com

Solomon Systech Dec 2008 | P 68/68 | Rev 1.1 | SSD1327