PROJECT STEP 2

SMARTY PANTS

Brian Lee, Chloe Gentry, Vinny Rose

CS.3339 Computer Architecture

Texas State University

October 28, 2024

Contents

1	Intr	oduction	1
2	Logic circuit		1
	2.1	Logic Circuit code	1
	2.2	Logic Waveforms	4
3	Alu circuit		
	3.1	ALU circuit code	5
	3.2	ALU Waveforms	8
4	Shift circuit		9
	4.1	Shifter circuit code	9
	4.2	Shift Waveform	10
5	Testbench circuit		11
	5.1	Testbench circuit code	11
6	Conclusion		13

1 Introduction

In this project, we explored a comprehensive Verilog-based implementation and testing process for logical, arithmetic, and shift operations. The conversation covered the design of modular Verilog components, including logic gates, arithmetic units, and shifters, as well as their integration into a testbench. Each module was designed to handle specific operations like addition, subtraction, and various shift types, ensuring clear functionality and reusability. The testbench applied rigorous testing using various input cases, including edge scenarios, and captured results in both display outputs and waveform files for simulation.

Next, we tested each circuit's functionality to ensure expected behavior, followed by generating simulation waveforms to visually confirm the ALU's performance. Finally, we compiled our work and observations into a comprehensive report, which summarizes the methods, results, and key insights gained from the project.

2 Logic circuit

This Verilog code defines a Logic Unit with both single-bit and 4-bit modules for performing logical operations such as AND, NAND, OR, NOR, XOR, XNOR, and NOT. Each operation is implemented as a separate module for modularity and ease of testing.

2.1 Logic Circuit code

```
'ifndef LOGIC_UNIT_V
  'define LOGIC_UNIT_V
4 module nand_1bit (Y, A, B);
      output Y;
      input A, B;
      assign Y = !(A \&\& B);
  endmodule
nodule nor_1bit (Y, A, B);
      output Y;
11
      input A, B;
      assign Y = !(A | B);
14 endmodule
16 module not_1bit (Y, A);
17
      output Y;
      input A;
```

```
assign Y = !A;
20 endmodule
23 module and_4bit (Y, A, B);
      output [3:0] Y; // wire type by default
      input [3:0] A, B;
      assign Y = A & B;
27 endmodule
29 module nand_4bit (Y, A, B);
      output [3:0] Y; // wire type by default
      input [3:0] A, B;
32
      assign Y = ^(A \& B);
34 endmodule
35
36 module nor_4bit (Y, A, B);
      output [3:0] Y; // wire type by default
      input [3:0] A, B;
      assign Y = ~(A | B);
40 endmodule
42 module not_4bit (Y, A);
      output [3:0] Y; // 4-bit output
      input [3:0] A; // 4-bit input
      assign Y = ~A;
46 endmodule
48 module or_4bit (Y, A, B);
      output [3:0] Y; // wire type by default
      input [3:0] A, B;
      assign Y = A | B;
52 endmodule
54 module xnor_4bit (Y, A, B);
      output [3:0] Y; // 4-bit output
      input [3:0] A; // 4-bit input
56
      input [3:0] B; // 4-bit input
      assign Y = ^(A ^ B);
59 endmodule
61 module xor_4bit (Y, A, B);
```

```
output [3:0] Y; // wire type by default
      input [3:0] A, B;
      assign Y = A ^ B;
65 endmodule
67 module logic_1bit (
                            // reg because assigned inside always block
      output reg Y,
      input A, B,
                           // Inputs
      input [2:0] control // 3-bit control signal to select operation
71);
      always @(*) begin
72
          case (control)
73
              3, b000: Y = A & B;
                                       // AND
              3'b001: Y = !(A \& B);
                                       // NAND
75
              3, b010: Y = A \mid B;
                                         // OR
76
              3, b011: Y = !(A | B);
                                        // NOR
                                        // XOR
              3'b100: Y = A ^ B;
78
              3,b101: Y = (A \cap B);
                                       // XNOR
              3'b110: Y = !A;
                                        // NOT
              default: Y = 0;
                                       // Default to 0 if invalid control
81
      signal
          endcase
      end
84 endmodule
86 module logic_4bit (
                            // reg for procedural assignments
      output reg [3:0] Y,
      input [3:0] A, B,
                               // 4-bit inputs
      input [2:0] control
                              // 3-bit control signal to select operation
89
90);
      always @(*) begin
          case (control)
92
              3, b000: Y = A & B;
                                        // AND
              3, b001: Y = (A & B);
                                       // NAND
94
              3'b010: Y = A | B;
                                        // OR
95
              3, b011: Y = (A | B);
                                        // NOR
              3'b100: Y = A ^ B;
                                        // XOR
              3'b101: Y = ^(A ^ B);
                                       // XNOR
98
              3'b110: Y = ^A;
                                        // NOT (applies to both A)
              default: Y = 4'b0000;
                                       // Default to 0000 if invalid control
100
       signal
          endcase
      end
102
```

```
103 endmodule
104
105 'endif
```

2.2 Logic Waveforms



Figure 1: 1-bit Nor wave form




Figure 2: 4-bit Nor wave form




Figure 3: 4-bit And wave form

3 Alu circuit

This Verilog code defines an Arithmetic Logic Unit (ALU) with modular functionality for addition, subtraction, multiplication, and division. Each operation is implemented as a separate module, and a 4-bit opcode determines the operation to execute. The ALU produces outputs such as the arithmetic result, carry-out for addition, product (high and low bits) for multiplication, quotient, remainder, and validity for division. The design promotes modularity and flexibility, making it easy to test and extend.

3.1 ALU circuit code

```
ifndef ALU_V
contine ALU_V
4 module addition (
      input [3:0] A,
                           // 4-bit input A
      input [3:0] B,
                            // 4-bit input B
                            // 1-bit carry in
      input carry_in,
      output [3:0] Sum,
                            // 4-bit sum output
      output carry_out
                            // 1-bit carry out
10);
11
      wire [4:0] full_sum; // 5-bit sum to accommodate carry-out
13
      // Perform the addition with carry_in
14
      assign full_sum = A + B + carry_in;
      // Assign the lower 4 bits of the sum to the Sum output
      assign Sum = full_sum[3:0];
19
      // The 5th bit is the carry_out
      assign carry_out = full_sum[4];
23 endmodule
25 module subtraction (Y, A, B);
      output [3:0] Y; // 4-bit output
      input [3:0] A; // 4-bit input A
      input [3:0] B; // 4-bit input B
      assign Y = A - B; // Perform 4-bit subtraction
32 endmodule
34 module multiplication (
      input [3:0] A, B,
      output [3:0] product_low, // Lower 4 bits of the product
      output [3:0] product_high // Upper 4 bits of the product
38);
      wire [7:0] full_product;  // 8-bit wire to hold the full product
      assign full_product = A * B;
      assign product_low = full_product[3:0]; // Lower 4 bits
```

```
assign product_high = full_product[7:4]; // Upper 4 bits
  endmodule
  module division (
      input [3:0] dividend,
      input [3:0] divisor,
48
      output reg [3:0] quotient,
      output reg [3:0] remainder,
50
      output reg valid
51
52);
      reg [3:0] temp_dividend;
53
      reg [3:0] temp_quotient;
54
      integer i;
56
57
      always @(*) begin
          quotient = 4'b0000;
59
          remainder = 4'b0000;
          valid = 1'b0;
62
          if (divisor == 0) begin
63
               valid = 1'b0;
               quotient = 4'b0000;
65
               remainder = dividend;
          end else begin
               temp_dividend = dividend;
68
               temp_quotient = 4'b0000;
               for (i = 3; i >= 0; i = i - 1) begin
71
                   temp_quotient = {temp_quotient[2:0], temp_dividend[3]};
72
                   temp_dividend = {temp_dividend[2:0], 1'b0};
73
74
                   //if (temp_quotient >= divisor) begin
75
                          temp_quotient = temp_quotient - divisor;
76
                   11
                          dividend[i:i] = 1'b1;
77
                   11
                          end
78
79
               end
80
               quotient = temp_quotient;
               remainder = dividend;
82
               valid = 1'b1;
83
          end
      \verb"end"
```

```
86 endmodule
  'ifndef ALU_V
  'define ALU_V
91 module alu (
      input [3:0] A, B,
                             // 4-bit inputs
      input carry_in,
                              // Carry input for addition
93
      input [1:0] shift_amt, // 2-bit shift amount (unused in this case)
                              // Shift direction (unused in this case)
      input shift_dir,
      input [3:0] opcode,
                              // 4-bit control signal
      output reg [3:0] Y,
                              // 4-bit result output (this is a reg)
97
      output reg carry_out,
                             // Carry-out for addition (this is a reg)
      output reg valid_div,
                              // Valid flag for division (this is a reg)
      output reg [3:0] remainder, // Remainder from division (this is a reg)
      output reg [3:0] product_low, // Multiplication low part (this is a reg
      output reg [3:0] product_high // Multiplication high part (this is a
      reg)
103 );
      // Intermediate wires for all module outputs
105
      wire [3:0] arithmetic_out;
106
      wire [3:0] quotient_out, remainder_out;
      wire add_carry_out;
108
109
      // Instantiate Arithmetic Modules
      addition u_add (.A(A), .B(B), .carry_in(carry_in), .Sum(arithmetic_out)
      , .carry_out(add_carry_out));
      subtraction u_sub (.Y(arithmetic_out), .A(A), .B(B)); // Subtraction
      multiplication u_mul (.A(A), .B(B), .product_low(product_low), .
      product_high(product_high)); // Multiplication
      division u_div (.dividend(A), .divisor(B), .quotient(quotient_out), .
      remainder(remainder_out), .valid(valid_div)); // Division
115
      always @(*) begin
116
          // Default values (optional)
117
          product_low = 4'b0000;
118
          product_high = 4'b0000;
          valid_div = 1'b0;
120
          case (opcode[3:2])
              2'b00: begin // Arithmetic operations (addition/subtraction)
```

```
case (opcode[1:0])
                        2'b00: begin
                            Y = arithmetic_out; // Addition
126
                             carry_out = add_carry_out;
128
                        2'b01: Y = arithmetic_out; // Subtraction
129
                        default: Y = 4'b0000; // Default
                    endcase
               end
132
               2'b01: begin // Multiplication
134
                    Y = product_low; // Lower 4 bits of the product
135
                    product_high = product_high; // Returning upper 4 bits if
136
      needed
137
138
               2'b10: begin // Division
139
                    Y = quotient_out;
140
                    remainder = remainder_out;
141
                    valid_div = 1'b1;
142
               end
143
144
               default: Y = 4'b0000; // Default case for unsupported
145
      operations
           endcase
146
       end
147
  endmodule
  'endif
150
151 'endif
```

3.2 ALU Waveforms




Figure 4: 4-bit Addition wave form




Figure 5: 4-bit Multiplication wave form




Figure 6: 4-bit Subtraction wave form

4 Shift circuit

The provided Verilog code defines two modules for bit shifting operations. A 1 bit shift and a 2 by 4 bit shift

4.1 Shifter circuit code

```
ifndef SHIFTER_V
 'define SHIFTER_V
4 module shift_1bit (
     output reg [3:0] Y, // Change Y to reg
    input [3:0] A,
                       // 4-bit input
     8);
     always @(*) begin
9
        case (control)
           2,b00: Y = A;
                                  // No shift
11
           2, b01: Y = A << 1;
                                 // Left shift by 1
12
           2'b10: Y = A >> 1;
                                  // Right shift by 1
13
           default: Y = 4'b0000;
                                  // Default case
14
15
        endcase
     end
```

```
17 endmodule
19 module shift_2x4bit (
      input [3:0] A,
      input [1:0] amt,
21
      input dir,
22
      output reg [3:0] Y
                            // Keep Y as reg since it's assigned in an always
      block
24);
25
      always @(*) begin
26
27
           case (amt)
               2,b00: Y = A; // No shift
               2'b01: begin
29
                    if (dir == 1'b0) // Left shift by 1
30
                        Y = \{A[2:0], 1'b0\};
                    else // Right shift by 1
32
                        Y = \{1, 00, A[3:1]\};
33
34
               end
               2'b10: begin
35
                    if (dir == 1'b0) // Left shift by 2
36
                        Y = \{A[1:0], 2'b00\};
                   else // Right shift by 2
38
                        Y = \{2,000, A[3:2]\};
39
40
               default: Y = 4'b0000; // Default case (should not happen)
41
           endcase
      end
43
44
45 endmodule
46
47 'endif
```

4.2 Shift Waveform




Figure 7: 4-bit Shift wave form

5 Testbench circuit

This Verilog testbench evaluates logical, arithmetic, and shift operations across multiple modules. It tests single-bit and 4-bit logical operations, including AND, OR, NOT, XOR, and their variations, as well as addition, subtraction, multiplication, and division with detailed result validation. Shift operations are tested for both single-bit and multi-bit shifts in left and right directions.

5.1 Testbench circuit code

```
i 'timescale 1ns / 1ps
2 'include "alu.v"
3 'include "logic_unit.v"
4 'include "shifter.v"
6 module testbench;
      // Inputs for logical operations
      reg A, B;
      reg [3:0] A4, B4;
10
                             // For shift amount
11
      reg [1:0] amt;
                             // For shift direction (0 = left, 1 = right)
      reg dir;
      reg [1:0] control; // For controlling shift type (left/right)
13
                              // For arithmetic operations
      reg carry_in;
14
      reg [3:0] dividend, divisor;
15
      // Outputs for logical operations
17
      wire nand1_out, nor1_out, not1_out;
      wire [3:0] and4_out, nand4_out, nor4_out, not4_out, or4_out, xor4_out,
19
     xnor4_out;
      // Outputs for arithmetic operations
21
      wire [3:0] Sum, SubResult, MulLow, MulHigh, DivQuotient, DivRemainder;
      wire carry_out, valid;
23
24
      // Outputs for shift operations
      wire [3:0] shift1out, shift4out;
27
      // Instantiate logical operations modules
28
      nand_1bit uut_nand1 (.Y(nand1_out), .A(A), .B(B));
29
      nor_1bit uut_nor1 (.Y(nor1_out), .A(A), .B(B));
30
      not_1bit uut_not1 (.Y(not1_out), .A(A));
31
32
```

```
and_4bit uut_and4 (.Y(and4_out), .A(A4), .B(B4));
      nand_4bit uut_nand4 (.Y(nand4_out), .A(A4), .B(B4));
34
      nor_4bit uut_nor4 (.Y(nor4_out), .A(A4), .B(B4));
35
      not_4bit uut_not4 (.Y(not4_out), .A(A4));
      or_4bit uut_or4 (.Y(or4_out), .A(A4), .B(B4));
37
      xor_4bit uut_xor4 (.Y(xor4_out), .A(A4), .B(B4));
38
      xnor_4bit uut_xnor4 (.Y(xnor4_out), .A(A4), .B(B4));
40
      // Instantiate shift modules
41
      shift_1bit uut_shift1 (.Y(shift1out), .A(A4));
      shift_2x4bit uut_shift4 (.Y(shift4out), .A(A4), .amt(amt), .dir(dir));
43
      // Instantiate arithmetic operations modules
45
      addition uut_addition (.A(A4), .B(B4), .carry_in(carry_in), .Sum(Sum),
46
      .carry_out(carry_out));
      subtraction uut_subtraction (.Y(SubResult), .A(A4), .B(B4));
      multiplication uut_multiplication (.A(A4), .B(B4), .product_low(MulLow)
48
      , .product_high(MulHigh));
      division uut_division (.dividend(dividend), .divisor(divisor), .
49
     quotient(DivQuotient), .remainder(DivRemainder), .valid(valid));
50
      // Create waveform dump
      initial begin
52
          $dumpfile("waveform.vcd");
                                      // Name of the VCD file for the
53
     waveform
          $dumpvars(0, testbench);
                                        // Dump all variables in the testbench
54
      module
          // Test Logical Operations
56
          A = 1; B = 0;
57
          #10; $display("nand_1bit: %b AND %b = %b", A, B, nand1_out);
58
          #10; $display("nor_1bit: %b OR %b = %b", A, B, nor1_out);
59
          #10; $display("not_1bit: NOT %b = %b", A, not1_out);
60
          A4 = 4'b1100; B4 = 4'b1010;
62
          #10; $display("and_4bit: %b AND %b = %b", A4, B4, and4_out);
63
          #10; $display("nand_4bit: %b NAND %b = %b", A4, B4, nand4_out);
          #10; $display("nor_4bit: %b NOR %b = %b", A4, B4, nor4_out);
65
          #10; $\display(\"not_4\bit: NOT \%b = \%b\", A4, not4_out);
          #10; $display("or_4bit: %b OR %b = %b", A4, B4, or4_out);
          #10; $display("xor_4bit: %b XOR %b = %b", A4, B4, xor4_out);
68
          #10; $display("xnor_4bit: %b XNOR %b = %b", A4, B4, xnor4_out);
```

```
// Test Shift Operations
                                                    // Shift left by 1
          amt = 2'b01; dir = 1'b0; A4 = 4'b1010;
          #10; $display("shift_1bit (left): %b -> %b", A4, shift1out);
73
          amt = 2'b01; dir = 1'b1; A4 = 4'b1010;
                                                  // Shift right by 1
75
          #10; $display("shift_1bit (right): %b -> %b", A4, shift1out);
76
          amt = 2'b10; dir = 1'b0; A4 = 4'b1010;
                                                  // Shift left by 2
78
          #10; $display("shift_2x4bit (left): %b -> %b", A4, shift4out);
          amt = 2'b10; dir = 1'b1; A4 = 4'b1010;
                                                  // Shift right by 2
          #10; $display("shift_2x4bit (right): %b -> %b", A4, shift4out);
          // Test Arithmetic Operations
84
          A4 = 4'b1101; B4 = 4'b1010; carry_in = 1'b0;
          #10; $display("addition: %b + %b = %b, carry_out = %b", A4, B4, Sum
      , carry_out);
87
          #10; $display("subtraction: %b - %b = %b", A4, B4, SubResult);
89
          #10; $display("multiplication: %b * %b = %b %b", A4, B4, MulHigh,
     MulLow);
          dividend = 4'b1010; divisor = 4'b0011; // 10 / 3
          #10; $display("division: %b / %b = quotient: %b, remainder: %b",
93
     dividend, divisor, DivQuotient, DivRemainder);
          $finish;
      end
96
98 endmodule
```

6 Conclusion

This project introduced the design and testing of a Arithmetic Logic Unit (ALU), logic unit, and shifting unit. We coded essential logic functions like AND, OR, and NOT, along with shifting operations, which are crucial for handling binary data. We also developed basic arithmetic operations—addition, subtraction, multiplication, and division—which included handling carries and remainders to ensure accurate results.

Testing the circuits and generating waveforms confirmed that our ALU worked correctly across different inputs. This process highlighted the importance of both accuracy in coding

and thorough testing. Overall, the project has been valuable for understanding digital circuits and the structure of an ALU, preparing us for more advanced digital logic design.