
PROJECT STEP 3

SMARTY PANTS

Brian Lee, Chloe Gentry, Vinny Rose

CS.3339 Computer Architecture

Texas State University

December 3, 2024

Contents

1	Introduction	1
2	Logic circuit	1
2.1	Logic Circuit code	1
2.2	Logic Waveforms	4
3	Alu circuit	4
3.1	ALU circuit code	5
3.2	ALU Waveforms	8
4	Shift circuit	9
4.1	Shifter circuit code	9
4.2	Shift Waveform	10
5	Testbench circuit	11
5.1	Testbench circuit code	11
6	Opcode Module	14
7	Conclusion	14

1 Introduction

In this project, we explored a comprehensive Verilog-based implementation and testing process for logical, arithmetic, and shift operations. The conversation covered the design of modular Verilog components, including logic gates, arithmetic units, and shifters, as well as their integration into a testbench. Each module was designed to handle specific operations like addition, subtraction, and various shift types, ensuring clear functionality and reusability. The testbench applied rigorous testing using various input cases, including edge scenarios, and captured results in both display outputs and waveform files for simulation.

Next, we tested each circuit's functionality to ensure expected behavior, followed by generating simulation waveforms to visually confirm the ALU's performance. Finally, we compiled our work and observations into a comprehensive report, which summarizes the methods, results, and key insights gained from the project.

2 Logic circuit

This Verilog code defines a Logic Unit with both single-bit and 4-bit modules for performing logical operations such as AND, NAND, OR, NOR, XOR, XNOR, and NOT. Each operation is implemented as a separate module for modularity and ease of testing.

2.1 Logic Circuit code

```
1  'ifndef LOGIC_UNIT_V
2  'define LOGIC_UNIT_V
3
4  module nand_1bit (Y, A, B);
5      output Y;
6      input A, B;
7      assign Y = !(A && B);
8  endmodule
9
10 module nor_1bit (Y, A, B);
11     output Y;
12     input A, B;
13     assign Y = !(A | B);
14 endmodule
15
16 module not_1bit (Y, A);
17     output Y;
18     input A;
```

```
19     assign Y = !A;
20 endmodule
21
22
23 module and_4bit (Y, A, B);
24     output [3:0] Y; // wire type by default
25     input [3:0] A, B;
26     assign Y = A & B;
27 endmodule
28
29 module nand_4bit (Y, A, B);
30     output [3:0] Y; // wire type by default
31     input [3:0] A, B;
32
33     assign Y = ~(A & B);
34 endmodule
35
36 module nor_4bit (Y, A, B);
37     output [3:0] Y; // wire type by default
38     input [3:0] A, B;
39     assign Y = ~(A | B);
40 endmodule
41
42 module not_4bit (Y, A);
43     output [3:0] Y; // 4-bit output
44     input [3:0] A; // 4-bit input
45     assign Y = ~A;
46 endmodule
47
48 module or_4bit (Y, A, B);
49     output [3:0] Y; // wire type by default
50     input [3:0] A, B;
51     assign Y = A | B;
52 endmodule
53
54 module xnor_4bit (Y, A, B);
55     output [3:0] Y; // 4-bit output
56     input [3:0] A; // 4-bit input
57     input [3:0] B; // 4-bit input
58     assign Y = ~(A ^ B);
59 endmodule
60
61 module xor_4bit (Y, A, B);
```

```

62     output [3:0] Y; // wire type by default
63     input [3:0] A, B;
64     assign Y = A ^ B;
65 endmodule
66
67 module logic_1bit (
68     output reg Y,          // reg because assigned inside always block
69     input A, B,            // Inputs
70     input [2:0] control    // 3-bit control signal to select operation
71 );
72     always @(*) begin
73         case (control)
74             3'b000: Y = A & B;          // AND
75             3'b001: Y = !(A & B);      // NAND
76             3'b010: Y = A | B;         // OR
77             3'b011: Y = !(A | B);      // NOR
78             3'b100: Y = A ^ B;         // XOR
79             3'b101: Y = ~(A ^ B);      // XNOR
80             3'b110: Y = !A;            // NOT
81             default: Y = 0;            // Default to 0 if invalid control
82         endcase
83     end
84 endmodule
85
86 module logic_4bit (
87     output reg [3:0] Y,      // reg for procedural assignments
88     input [3:0] A, B,        // 4-bit inputs
89     input [2:0] control      // 3-bit control signal to select operation
90 );
91     always @(*) begin
92         case (control)
93             3'b000: Y = A & B;          // AND
94             3'b001: Y = ~(A & B);      // NAND
95             3'b010: Y = A | B;         // OR
96             3'b011: Y = ~(A | B);      // NOR
97             3'b100: Y = A ^ B;         // XOR
98             3'b101: Y = ~(A ^ B);      // XNOR
99             3'b110: Y = ~A;            // NOT (applies to both A)
100            default: Y = 4'b0000;      // Default to 0000 if invalid control
101         endcase
102     end

```

```

103 endmodule
104
105 `endif

```

2.2 Logic Waveforms




Figure 1: 1-bit Nor wave form




Figure 2: 4-bit Nor wave form




Figure 3: 4-bit And wave form

3 Alu circuit

This Verilog code defines an Arithmetic Logic Unit (ALU) with modular functionality for addition, subtraction, multiplication, and division. Each operation is implemented as a separate module, and a 4-bit opcode determines the operation to execute. The ALU produces outputs such as the arithmetic result, carry-out for addition, product (high and low bits) for multiplication, quotient, remainder, and validity for division. The design promotes modularity and flexibility, making it easy to test and extend.

3.1 ALU circuit code

```

1  'ifndef ALU_V
2  'define ALU_V
3
4  module addition (
5      input [3:0] A,          // 4-bit input A
6      input [3:0] B,          // 4-bit input B
7      input carry_in,         // 1-bit carry in
8      output [3:0] Sum,       // 4-bit sum output
9      output carry_out        // 1-bit carry out
10 );
11
12     wire [4:0] full_sum;     // 5-bit sum to accommodate carry-out
13
14     // Perform the addition with carry_in
15     assign full_sum = A + B + carry_in;
16
17     // Assign the lower 4 bits of the sum to the Sum output
18     assign Sum = full_sum[3:0];
19
20     // The 5th bit is the carry_out
21     assign carry_out = full_sum[4];
22
23 endmodule
24
25 module subtraction (Y, A, B);
26     output [3:0] Y; // 4-bit output
27     input [3:0] A; // 4-bit input A
28     input [3:0] B; // 4-bit input B
29
30     assign Y = A - B; // Perform 4-bit subtraction
31
32 endmodule
33
34 module multiplication (
35     input [3:0] A, B,
36     output [3:0] product_low, // Lower 4 bits of the product
37     output [3:0] product_high // Upper 4 bits of the product
38 );
39     wire [7:0] full_product; // 8-bit wire to hold the full product
40
41     assign full_product = A * B;
42     assign product_low = full_product[3:0]; // Lower 4 bits

```

```
43     assign product_high = full_product[7:4]; // Upper 4 bits
44 endmodule
45
46 module division (
47     input [3:0] dividend,
48     input [3:0] divisor,
49     output reg [3:0] quotient,
50     output reg [3:0] remainder,
51     output reg valid
52 );
53     reg [3:0] temp_dividend;
54     reg [3:0] temp_quotient;
55
56     integer i;
57
58     always @(*) begin
59         quotient = 4'b0000;
60         remainder = 4'b0000;
61         valid = 1'b0;
62
63         if (divisor == 0) begin
64             valid = 1'b0;
65             quotient = 4'b0000;
66             remainder = dividend;
67         end else begin
68             temp_dividend = dividend;
69             temp_quotient = 4'b0000;
70
71             for (i = 3; i >= 0; i = i - 1) begin
72                 temp_quotient = {temp_quotient[2:0], temp_dividend[3]};
73                 temp_dividend = {temp_dividend[2:0], 1'b0};
74
75                 //if (temp_quotient >= divisor) begin
76                 //    temp_quotient = temp_quotient - divisor;
77                 //    dividend[i:i] = 1'b1;
78                 //    end
79
80
81                 quotient = temp_quotient;
82                 remainder = dividend;
83                 valid = 1'b1;
84             end
85         end
```



```

86 endmodule
87
88 `ifndef ALU_V
89 `define ALU_V
90
91 module alu (
92     input [3:0] A, B,          // 4-bit inputs
93     input carry_in,           // Carry input for addition
94     input [1:0] shift_amt,    // 2-bit shift amount (unused in this case)
95     input shift_dir,          // Shift direction (unused in this case)
96     input [3:0] opcode,       // 4-bit control signal
97     output reg [3:0] Y,        // 4-bit result output (this is a reg)
98     output reg carry_out,     // Carry-out for addition (this is a reg)
99     output reg valid_div,     // Valid flag for division (this is a reg)
100    output reg [3:0] remainder, // Remainder from division (this is a reg)
101    output reg [3:0] product_low, // Multiplication low part (this is a reg)
102    )
103    output reg [3:0] product_high // Multiplication high part (this is a
104    reg)
105 );
106
107 // Intermediate wires for all module outputs
108 wire [3:0] arithmetic_out;
109 wire [3:0] quotient_out, remainder_out;
110 wire add_carry_out;
111
112 // Instantiate Arithmetic Modules
113 addition u_add (.A(A), .B(B), .carry_in(carry_in), .Sum(arithmetic_out)
114 , .carry_out(add_carry_out));
115 subtraction u_sub (.Y(arithmetic_out), .A(A), .B(B)); // Subtraction
116 multiplication u_mul (.A(A), .B(B), .product_low(product_low), .
117 product_high(product_high)); // Multiplication
118 division u_div (.dividend(A), .divisor(B), .quotient(quotient_out), .
119 remainder(remainder_out), .valid(valid_div)); // Division
120
121 always @(*) begin
122     // Default values (optional)
123     product_low = 4'b0000;
124     product_high = 4'b0000;
125     valid_div = 1'b0;
126
127     case (opcode[3:2])
128         2'b00: begin // Arithmetic operations (addition/subtraction)

```

```

124         case (opcode[1:0])
125             2'b00: begin
126                 Y = arithmetic_out; // Addition
127                 carry_out = add_carry_out;
128             end
129             2'b01: Y = arithmetic_out; // Subtraction
130             default: Y = 4'b0000; // Default
131         endcase
132     end
133
134     2'b01: begin // Multiplication
135         Y = product_low; // Lower 4 bits of the product
136         product_high = product_high; // Returning upper 4 bits if
needed
137     end
138
139     2'b10: begin // Division
140         Y = quotient_out;
141         remainder = remainder_out;
142         valid_div = 1'b1;
143     end
144
145     default: Y = 4'b0000; // Default case for unsupported
operations
146     endcase
147 end
148 endmodule
149
150 'endif
151 'endif

```

3.2 ALU Waveforms




Figure 4: 4-bit Addition wave form




Figure 5: 4-bit Multiplication wave form




Figure 6: 4-bit Subtraction wave form

4 Shift circuit

The provided Verilog code defines two modules for bit shifting operations. A 1 bit shift and a 2 by 4 bit shift

4.1 Shifter circuit code

```

1  'ifndef SHIFTER_V
2  'define SHIFTER_V
3
4  module shift_1bit (
5      output reg [3:0] Y,      // Change Y to reg
6      input [3:0] A,          // 4-bit input
7      input [1:0] control      // 2-bit control signal for shift direction
8  );
9
10     always @(*) begin
11         case (control)
12             2'b00: Y = A;          // No shift
13             2'b01: Y = A << 1;     // Left shift by 1
14             2'b10: Y = A >> 1;     // Right shift by 1
15             default: Y = 4'b0000;  // Default case
16         endcase
17     end

```

```

17 endmodule
18
19 module shift_2x4bit (
20     input [3:0] A,
21     input [1:0] amt,
22     input dir,
23     output reg [3:0] Y // Keep Y as reg since it's assigned in an always
    block
24 );
25
26 always @(*) begin
27     case (amt)
28         2'b00: Y = A; // No shift
29         2'b01: begin
30             if (dir == 1'b0) // Left shift by 1
31                 Y = {A[2:0], 1'b0};
32             else // Right shift by 1
33                 Y = {1'b0, A[3:1]};
34         end
35         2'b10: begin
36             if (dir == 1'b0) // Left shift by 2
37                 Y = {A[1:0], 2'b00};
38             else // Right shift by 2
39                 Y = {2'b00, A[3:2]};
40         end
41         default: Y = 4'b0000; // Default case (should not happen)
42     endcase
43 end
44
45 endmodule
46
47 'endif

```

4.2 Shift Waveform




Figure 7: 4-bit Shift wave form

5 Testbench circuit

This Verilog testbench evaluates logical, arithmetic, and shift operations across multiple modules. It tests single-bit and 4-bit logical operations, including AND, OR, NOT, XOR, and their variations, as well as addition, subtraction, multiplication, and division with detailed result validation. Shift operations are tested for both single-bit and multi-bit shifts in left and right directions.

5.1 Testbench circuit code

```

1  `timescale 1ns / 1ps
2  `include "alu.v"
3  `include "logic_unit.v"
4  `include "shifter.v"
5
6  module testbench;
7
8      // Inputs for logical operations
9      reg A, B;
10     reg [3:0] A4, B4;
11     reg [1:0] amt;          // For shift amount
12     reg dir;               // For shift direction (0 = left, 1 = right)
13     reg [1:0] control;     // For controlling shift type (left/right)
14     reg carry_in;          // For arithmetic operations
15     reg [3:0] dividend, divisor;
16
17     // Outputs for logical operations
18     wire nand1_out, nor1_out, not1_out;
19     wire [3:0] and4_out, nand4_out, nor4_out, not4_out, or4_out, xor4_out,
20     xnor4_out;
21
22     // Outputs for arithmetic operations
23     wire [3:0] Sum, SubResult, MulLow, MulHigh, DivQuotient, DivRemainder;
24     wire carry_out, valid;
25
26     // Outputs for shift operations
27     wire [3:0] shift1out, shift4out;
28
29     // Instantiate logical operations modules
30     nand_1bit uut_nand1 (.Y(nand1_out), .A(A), .B(B));
31     nor_1bit uut_nor1 (.Y(nor1_out), .A(A), .B(B));
32     not_1bit uut_not1 (.Y(not1_out), .A(A));

```

```

33 and_4bit uut_and4 (.Y(and4_out), .A(A4), .B(B4));
34 nand_4bit uut_nand4 (.Y(nand4_out), .A(A4), .B(B4));
35 nor_4bit uut_nor4 (.Y(nor4_out), .A(A4), .B(B4));
36 not_4bit uut_not4 (.Y(not4_out), .A(A4));
37 or_4bit uut_or4 (.Y(or4_out), .A(A4), .B(B4));
38 xor_4bit uut_xor4 (.Y(xor4_out), .A(A4), .B(B4));
39 xnor_4bit uut_xnor4 (.Y(xnor4_out), .A(A4), .B(B4));
40
41 // Instantiate shift modules
42 shift_1bit uut_shift1 (.Y(shift1out), .A(A4));
43 shift_2x4bit uut_shift4 (.Y(shift4out), .A(A4), .amt(amt), .dir(dir));
44
45 // Instantiate arithmetic operations modules
46 addition uut_addition (.A(A4), .B(B4), .carry_in(carry_in), .Sum(Sum),
47 .carry_out(carry_out));
48 subtraction uut_subtraction (.Y(SubResult), .A(A4), .B(B4));
49 multiplication uut_multiplication (.A(A4), .B(B4), .product_low(MulLow),
50 .product_high(MulHigh));
51 division uut_division (.dividend(dividend), .divisor(divisor), .
52 quotient(DivQuotient), .remainder(DivRemainder), .valid(valid));
53
54 // Create waveform dump
55 initial begin
56     $dumpfile("waveform.vcd"); // Name of the VCD file for the
57     waveform
58     $dumpvars(0, testbench); // Dump all variables in the testbench
59     module
60
61     // Test Logical Operations
62     A = 1; B = 0;
63     #10; $display("nand_1bit: %b AND %b = %b", A, B, nand1_out);
64     #10; $display("nor_1bit: %b OR %b = %b", A, B, nor1_out);
65     #10; $display("not_1bit: NOT %b = %b", A, not1_out);
66
67     A4 = 4'b1100; B4 = 4'b1010;
68     #10; $display("and_4bit: %b AND %b = %b", A4, B4, and4_out);
69     #10; $display("nand_4bit: %b NAND %b = %b", A4, B4, nand4_out);
70     #10; $display("nor_4bit: %b NOR %b = %b", A4, B4, nor4_out);
71     #10; $display("not_4bit: NOT %b = %b", A4, not4_out);
72     #10; $display("or_4bit: %b OR %b = %b", A4, B4, or4_out);
73     #10; $display("xor_4bit: %b XOR %b = %b", A4, B4, xor4_out);
74     #10; $display("xnor_4bit: %b XNOR %b = %b", A4, B4, xnor4_out);

```

```

71 // Test Shift Operations
72 amt = 2'b01; dir = 1'b0; A4 = 4'b1010; // Shift left by 1
73 #10; $display("shift_1bit (left): %b -> %b", A4, shift1out);
74
75 amt = 2'b01; dir = 1'b1; A4 = 4'b1010; // Shift right by 1
76 #10; $display("shift_1bit (right): %b -> %b", A4, shift1out);
77
78 amt = 2'b10; dir = 1'b0; A4 = 4'b1010; // Shift left by 2
79 #10; $display("shift_2x4bit (left): %b -> %b", A4, shift4out);
80
81 amt = 2'b10; dir = 1'b1; A4 = 4'b1010; // Shift right by 2
82 #10; $display("shift_2x4bit (right): %b -> %b", A4, shift4out);
83
84 // Test Arithmetic Operations
85 A4 = 4'b1101; B4 = 4'b1010; carry_in = 1'b0;
86 #10; $display("addition: %b + %b = %b, carry_out = %b", A4, B4, Sum
, carry_out);
87
88 #10; $display("subtraction: %b - %b = %b", A4, B4, SubResult);
89
90 #10; $display("multiplication: %b * %b = %b %b", A4, B4, MulHigh,
MulLow);
91
92 dividend = 4'b1010; divisor = 4'b0011; // 10 / 3
93 #10; $display("division: %b / %b = quotient: %b, remainder: %b",
dividend, divisor, DivQuotient, DivRemainder);
94
95 $finish;
96 end
97
98 endmodule

```

6 Opcode Module

Step3 > opcodes.md > # Opcode Table for ALU Operations

```

1  # Opcode Table for ALU Operations
2
3  | Opcode (4 bits) | Operation Group | Specific Operation | Description |
4  |-----|-----|-----|-----|
5  | 0000 | Arithmetic | Addition | `Y = A + B + carry_in` |
6  | 0001 | Arithmetic | Subtraction | `Y = A - B` |
7  | 0100 | Multiplication | Product Low | `Y = product_low` (Lower 4 bits of product) |
8  | 1000 | Division | Quotient | `Y = quotient_out` |
9  | 1001 | Division | Remainder | `remainder = remainder_out` |
10 | Default | Undefined Operation | No Operation | `Y = 4'b0000` |

```

Figure 8: Opcode Screenshot

7 Conclusion

This project introduced the design and testing of a Arithmetic Logic Unit (ALU), logic unit, and shifting unit. We coded essential logic functions like AND, OR, and NOT, along with shifting operations, which are crucial for handling binary data. We also developed basic arithmetic operations—addition, subtraction, multiplication, and division—which included handling carries and remainders to ensure accurate results.

Testing the circuits and generating waveforms confirmed that our ALU worked correctly across different inputs. This process highlighted the importance of both accuracy in coding and thorough testing. Overall, the project has been valuable for understanding digital circuits and the structure of an ALU, preparing us for more advanced digital logic design.