## Adaptive Mapping and Parameter Selection Scheme to Improve Automatic Code Generation for GPUs

Carlos Juega <sup>1</sup> José Ignacio Gómez <sup>1</sup> Christian Tenllado <sup>1</sup> Francky Catthoor <sup>2</sup>

<sup>1</sup>ArTeCS, Universidad Complutense de Madrid <sup>2</sup>IMEC

February 19, 2014

- Motivation
- 2 PPCG
- 3 Adaptive Mapping
- 4 Results
- **5** Conclusions

## Motivation

#### Some facts...

- GPGPU programming is still a hard task.
  - Parallelism vs locality trade-off rules the mapping.
- Optimal implementation usually changes across different GPU generations.

## Motivation

#### Some facts.

- GPGPU programming is still a hard task.
  - Parallelism vs locality trade-off rules the mapping.
- Optimal implementation usually changes across different GPU generations.

gemm	
naive	40 ms
↓ parallelism, shared memory	12.15 ms
↓↓↓ parallelism, shared memory + registers	9.36 ms

## **Motivation**

#### Some facts...

- GPGPU programming is still a hard task.
  - Parallelism vs locality trade-off rules the mapping.
- Optimal implementation usually changes across different GPU generations.

### There is always hope!

- Many source-to-source compilers for GPUs.
- ▶ Other approaches (OpenACC, CUDA-CHiLL, ...).

## Polyhedral Parallel Code Generator


Source-to-source compiler based on Polyhedral Model.

- 1 Exposes parallelism.
- 2 Maximizes temporal locality.
- 3 Exploits shared memory and registers.




## Polyhedral Parallel Code Generator

Source-to-source compiler based on Polyhedral Model.



## PCG limitations

- 1) Static mapping process (it's always the same no matter the input).
- 2 It still needs user assistance (parametrization).
- 3 It's not aware of platform details.



Motivation PPCG Adaptive Mapping Results Conclusic Proposal Overview

## Proposal

#### **Basics**

- Explore minor changes in PPCG's schedule.
  - ► Loop interchange.
  - Serialize parallel loops.
- Use parametric tiling or ranged values (just for pruning).
- Takes platform specs as problem variables.

#### **Heuristics**

- Memory footprint.
- Accesses cost.

- Adapts PPCG schedules to the input's data reuse requirements.
- Computes common GPU parameters based on data reuse.

Motivation PPCG Adaptive Mapping Results Conclusic Proposal Overview

## Proposal

#### **Basics**

- Explore minor changes in PPCG's schedule.
  - Loop interchange.
  - Serialize parallel loops.
- Use parametric tiling or ranged values (just for pruning).
- Takes platform specs as problem variables.

#### Heuristics

- Memory footprint.
- Accesses cost.

- Adapts PPCG schedules to the input's data reuse requirements.
- Computes common GPU parameters based on data reuse.

Motivation PPCG Adaptive Mapping Results Conclusic Proposal Overview

## **Proposal**


#### **Basics**


- Explore minor changes in PPCG's schedule.
  - Loop interchange.
  - Serialize parallel loops.
- Use parametric tiling or ranged values (just for pruning).
- Takes platform specs as problem variables.


#### Heuristics

- Memory footprint.
- Accesses cost.


- Adapts PPCG schedules to the input's data reuse requirements.
- Computes common GPU parameters based on data reuse.




















#### Goal function

Maximize parallelism.

## Restriction types

- Platform reuse constraint.
- Previously built restrictions

#### max: active\_blocks\*TTA

## Restriction solver

#### Goal function

Maximize parallelism.

- ► Architecture constraints.
- Problem size constraints (when known at compile time).
- ▶ Platform reuse constraint.
- Previously built restrictions
  - Tiling constraints.
  - Optimization constraints

```
max: active_blocks*TTA
active blocks
                       <= 8
active blocks
                       >= 1
TTA
                       <= 1024
TTA
                       >= 1
active blocks*TTA
                       <= 1536
```

## Restriction solver

#### Goal function

Maximize parallelism.

- Architecture constraints.
- Problem size constraints (when known at compile time).
- ▶ Platform reuse constraint.
- Previously built restrictions
  - Tiling constraints.
  - Optimization constraints

```
max: active_blocks*TTA
active blocks
                       <= 8
active blocks
                       >= 1
TTA
                       <= 1024
TTA
                       >= 1
active_blocks*TTA
                       <= 1536
4000 / TA
                       >= 14
4000 % TA
                       = 0
4000 % TB
```

#### Goal function

Maximize parallelism.

- Architecture constraints.
- Problem size constraints (when known at compile time).
- Platform reuse constraint.
- Previously built restrictions

```
max: active_blocks*TTA
active blocks
                        <= 8
active blocks
                       >= 1
TTA
                        <= 1024
TTA
                       >= 1
active_blocks*TTA
                       <= 1536
4000 / TA
                       >= 14
4000 % TA
                       = 0
4000 % TB
                       = 0
TΑ
                       >= 36
```

#### Goal function

Maximize parallelism.

- Architecture constraints.
- Problem size constraints (when known at compile time).
- Platform reuse constraint.
- Previously built restrictions
  - Tiling constraints.
  - Optimization constraints.

```
max: active_blocks*TTA
active blocks
                       <= 8
active blocks
                       >= 1
TTA
                       <= 1024
TTA
                       >= 1
                       <= 1536
active blocks*TTA
4000 / TA
                       >= 14
4000 % TA
                       = 0
4000 % TB
                       = 0
TA
                       >= 36
TA % TTA
                        = 0
TB % TTA
TTA % 32
                          0
active_blocks*(TA)
                       <= 32768
active_blocks*(TA+TB)
                       <= 12288
```

## **Environment**

#### Tested GPUs

- Tesla K20 (Kepler architecture).
- Tesla M2070 (Fermi architecture).
- Tesla C1060 (Tesla architecture).


### Benchmarks (compiled with CUDA 5.0)

PolyBench-gpu-1.0


(http://www.cse.ohio-state.edu/~pouchet/software/ polybench/GPU/index.html)



## Results on the K20




## Results on the M2070






## Results on the C1060



## State-of-art comparison



## Conclusions and future work

#### Conclusions

- Data reuse driven system to improve performance.
- Turns PPCG into a platform-aware compiler.
- Performs very well compared against previous ppcg.
  - Speedups: 2.96x, 3.23x, 2.95x (compared to out-of-the-box ppcg).

- Explore the effect of other loop transformations.
- Validate our model with bigger benchs.



## Conclusions and future work

#### Conclusions

- Data reuse driven system to improve performance.
- Turns PPCG into a platform-aware compiler.
- Performs very well compared against previous ppcg.
  - Speedups: 2.96x, 3.23x, 2.95x (compared to out-of-the-box ppcg).

#### **Future work**

- Explore the effect of other loop transformations.
- Add even more restrictions to the solver.
- Validate our model with bigger benchs.




# Thanks for your attention!

Any question?



## Polyhedral Model


```
#pragma scop
    for (i=0; i<4; i++){}
S 0
       A[i] = 0;
       for(j=i; j<4; j++)
          A[i] += B[i][j];
S 1
    #pragma endscop
```



#### Iteration domain

Contains the dynamic instances of the statements.

$$\{ SO(i) \mid 0 \le i < 5 \} \cup \{ SI(i,j) \mid 0 \le i < 5 \land i \le j < 5 \}$$



## Polyhedral Model

```
#pragma scop
for (i=0; i<4; i++){
S0    A[i] = 0;
    for(j=i; j<4; j++)
S1     A[i] += B[i][j];
}
#pragma endscop</pre>
```

#### Access relations

map statement instances to the array elements.

#### writes

$$\{\,\operatorname{SO}(i) \to \operatorname{A}(i)\,\} \cup \{\,\operatorname{S1}(i,j) \to \operatorname{A}(i)\,\}$$

#### reads

$$\{ \operatorname{S1}(i,j) \to \operatorname{B}(i,j) \}$$


## Polyhedral Model

```
#pragma scop
    for (i=0; i<4; i++){}
       A[i] = 0;
S0
       for(j=i; j<4; j++)
          A[i] += B[i][j];
S 1
    #pragma endscop
```

#### Schedule

specifies the order in which the statement instances are executed.

$$\{ \, \mathrm{S0}(i) \to (i,0,0) \, \} \cup \{ \, \mathrm{S1}(i,j) \to (i,j,1) \, \}$$




```
#pragma scop
for (i=0; i<4; i++){
S0     A[i] = 0;
    for(j=i; j<4; j++)
S1         A[i] += B[i][j];
}
#pragma endscop</pre>
```

### Dependences analysis

dependence relation: determines which statement instances depends on which other statement instances.

$$\{\,\operatorname{S0}(i)\to \mathcal{S}1(i,0)\,\}\cup \{\,\operatorname{S1}(i,j)\to (i,j+1)\,\}$$



```
#pragma scop
for (i=0; i<4; i++){
S0     A[i] = 0;
    for(j=i; j<4; j++)
S1         A[i] += B[i][j];
}
#pragma endscop</pre>
```


#### Dependences analysis

dependence relation: determines which statement instances depends on which other statement instances.

$$\{\,\operatorname{SO}(i) \to \mathcal{S}1(i,0)\,\} \cup \{\,\operatorname{S1}(i,j) \to (i,j+1)\,\}$$

dependence distances: used to know if schedule dimensions are parallel and/or tileables.

$$\{(0,0,1),(0,1,0)\}$$



# Scheduling

- Based on Pluto algorithm.
  - exposes parallelism.
  - exposes temporal locality.
- 2 Uses isl to build a new affine schedule S:

$$S = (S_i)_{1 \leq i \leq d}$$

- 3 The affine functions  $S_i$  are constructed one by one in such a way that the corresponding dependence distances are non-negative.
  - ▶ The sequence of S<sub>i</sub>s that are constructed in this way form what is known as a *tilable band*, or simply band.
- Ensures at least one parallel dimension within the band. Parallel dimensions are placed outermost.
- 5 three scheduling strategies:
  - minimal fusion.
  - maximal fusion.
  - maximize band depth.



# Tiling and Mapping to GPU

- tiling splits each dimension loop into a pair of dimensions (loops):
  - tile loop that iterates over different tiles.
  - point loop that iterates inside tiles.
- 2 dimensions before the outermost band are executed on CPU.
- 3 tile the outermost band
  - up to two parallel tile dimensions are mapped to threadblocks.
  - up to three parallel point dimensions are mapped to threads.



# Tiling and Mapping to GPU

- 1 tiling splits each dimension loop into a pair of dimensions (loops):
  - tile loop that iterates over different tiles.
  - point loop that iterates inside tiles.
- 2 dimensions before the outermost band are executed on CPU.
- 3 tile the outermost band.
  - up to two parallel tile dimensions are mapped to threadblocks.
  - up to three parallel point dimensions are mapped to threads.



# Memory allocation

- 1 Transfers to/from GPU. Done at the beginning/end of the SCoP.
  - arrays accessed inside the SCoP are copied to the GPU.
  - arrays updated inside the SCoP are copied back from the GPU.
  - read-only scalars are passed to kernels as parameters.
  - scalars updated inside the SCoP are treated as zero-dimensional arrays.



2 group array references to avoid inconsistencies.

```
for(i=0; i<N; i++)
 C[i] = foo(i);
for(i=0; i<N; i++)
 a += C[i];
```

# Memory allocation

- 3 Allocation to registers and shared memory.
  - If we are able to compute register tiles and there is any reuse, then the data is placed in registers.
  - Otherwise, if we are able to compute shared memory tiles and there is any reuse or the original accesses were not coalesced, then we place the data in shared memory.
  - Otherwise, the data is kept in global memory.

Motivation PPCG Adaptive Mapping Results Conclusion

## Main steps

- Sequential data reuse analysis.
- Parallel data reuse analysis.
- Restriction solver.

#### Data reuse analysis steps

- Prepare the search space (tiling plus loop interchange).
- Analyze data reuse (and build restrictions).
- Prune the search space.

## Restriction solver steps

- Sort out the search space (penalty for non-coalesced schedules).
- Solve an optimization problem.

### Main steps

- Sequential data reuse analysis.
- Parallel data reuse analysis.
- Restriction solver.

#### Data reuse analysis steps

- Prepare the search space (tiling plus loop) interchange).
- Analyze data reuse (and build restrictions).
- Prune the search space.

- Sort out the search space (penalty for non-coalesced)
- Solve an optimization problem.

Motivation PPCG Adaptive Mapping Results Conclusion

#### Main steps

- Sequential data reuse analysis.
- Parallel data reuse analysis.
- Restriction solver.

#### Data reuse analysis steps

- Prepare the search space (tiling plus loop interchange).
- Analyze data reuse (and build restrictions).
- Prune the search space.


#### Restriction solver steps

- Sort out the search space (penalty for non-coalesced schedules).
- Solve an optimization problem.




## Copy candidates construction

Uses the polyhedral representation to compute pieces of data in which exists data reuse



## Copy candidates construction

Uses the polyhedral representation to compute pieces of data in which exists data reuse



## Copy candidates construction

Uses the polyhedral representation to compute pieces of data in which exists data reuse

gemm schedule (Ti, Tj, Tk, Pi, Pj, Pk)





matrix A

Motivation PPCG Adaptive Mapping Results Conclusion

## **Platform**

#### Host

- 2xIntel Xeon E5530 @ 2.4GHz.
- ◆ 4 cores per chip + HyperThreading ⇒ 16 virtual cores.
- ► GCC 4.6.


#### GPU: Tesla M2070

- ▶ 14 multiprocessors @ 1.15GHz, 32 cores per multiprocessor.
- 32768 register per multiprocessor.
- 64KB L1 per multiprocessor.
- ► CUDA 4.0.

#### **Benchmarks**


PolyBench-3.1 (http://artecs.dacya.ucm.es/?q=node/861).

## PPCG scheduling strategies




baseline: Sequential execution on CPU.

## State-of-art comparison 1/2




baseline: Sequential execution on CPU.

## State-of-art comparison 2/2



baseline: Sequential execution on CPU.

## State-of-art comparison: gemm



- **★**CUBLAS
- ► PPCG fixed sizes
- →PPCG parametric sizes
- → Par4all
- -▼-C to CUDA
- ▼ Pluto (openmp+icc)
- **→**ATLAS
- ·**▼** seq (icc)

- Compute Memory Footprint.
  - MemoryFootprint = TA + 1 + TB
- ► Compute Total Access Cost.

•

TotalAccessCost = 
$$TA*(M/TB)*(TA/N) +$$

- Two data reuse types.
  - inter-thread data reuse.
  - intra-thread data reuse.
- Compute Memory Footprint.
  - coalescing
  - footprint expansion.
- Compute Total Access Cost.
  - registers are faster than shared mem.