

Datasheet

Version: V103

Document No.: ILI9342C_DTS_V103_20121218

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com





Table of Contents

Se	ction			Page								
1.	Introd	duction7										
2.	Featu	ures										
3.	Block	lock Diagram9										
4.	Pin De	Descriptions										
5.	Pad A	ad Arrangement and Coordination16										
6.	Block	Block Function Description27										
7.	Functi	29										
	7.1.	1. MCU interfaces										
		7.1.1.	MCU interface selection	29								
		7.1.2.	8080- I Series Parallel Interface	30								
		7.1.3.	Write Cycle Sequence	31								
		7.1.4.	Read Cycle Sequence	32								
		7.1.5.	8080-	33								
		7.1.6.	Write Cycle Sequence	34								
		7.1.7.	Read Cycle Sequence	35								
		7.1.8.	Serial Interface	36								
		7.1.9.	Write Cycle Sequence	36								
		7.1.10.	Read Cycle Sequence	38								
		Data Transfer Break and Recovery										
		7.1.11.	Data Transfer Pause	43								
		7.1.12.	Serial Interface Pause (3_wire)	44								
		7.1.13.	Parallel Interface Pause	44								
		7.1.14.	Data Transfer Mode	45								
		7.1.15.	Data Transfer Method 1	45								
		7.1.16.	Data Transfer Method 2	45								
	7.2.	RGB I	Interface	46								
		7.2.1.	RGB Interface Selection	46								
		7.2.2.	RGB Interface Timing	50								
	VSY	NC Inter	face	52								
	7.3.	Color	Depth Conversion Look Up Table	56								
	7.4.	Displa	ay Data RAM (DDRAM)	60								
	7.5.	Displa	y Data Format	61								
		7.5.1.	3-line Serial Interface	61								
		7.5.2.	4-line Serial Interface	63								
		7.5.3.	8-bit Parallel MCU Interface	65								
		7.5.4.	9-bit Parallel MCU Interface	67								
		7.5.5.	16-bit Parallel MCU Interface	70								





		7.5.6.	18-bit Parallel MCU Interface	76
		7.5.7.	6-bit Parallel RGB Interface	80
		7.5.8.	16-bit Parallel RGB Interface	82
		7.5.9.	18-bit Parallel RGB Interface	82
8.	Comn	nand		83
	8.1.	Comn	nand List	83
	8.2.	Descr	iption of Level 1 Command	89
		8.2.1.	NOP (00h)	89
		8.2.2.	Software Reset (01h)	90
		8.2.3.	Read display identification information (04h)	91
		8.2.4.	Read Display Status (09h)	92
		8.2.5.	Read Display Power Mode (0Ah)	94
		8.2.6.	Read Display MADCTL (0Bh)	95
		8.2.7.	Read Display Pixel Format (0Ch)	96
		8.2.8.	Read Display Image Format (0Dh)	97
		8.2.9.	Read Display Signal Mode (0Eh)	98
		8.2.10.	Read Display Self-Diagnostic Result (0Fh)	99
		8.2.11.	Enter Sleep Mode (10h)	100
		8.2.12.	Sleep Out (11h)	101
		8.2.13.	Partial Mode ON (12h)	103
		8.2.14.	Normal Display Mode ON (13h)	104
		8.2.15.	Display Inversion OFF (20h)	105
		8.2.16.	Display Inversion ON (21h)	106
		8.2.17.	Gamma Set (26h)	107
		8.2.18.	Display OFF (28h)	108
		8.2.19.	Display ON (29h)	109
		8.2.20.	Column Address Set (2Ah)	110
		8.2.21.	Page Address Set (2Bh)	112
		8.2.22.	Memory Write (2Ch)	114
		8.2.23.	Color Set (2Dh)	115
		8.2.24.	Memory Read (2Eh)	116
		8.2.25.	Partial Area (30h)	118
		8.2.26.	Vertical Scrolling Definition (33h)	120
		8.2.27.	Tearing Effect Line OFF (34h)	124
		8.2.28.	Tearing Effect Line ON (35h)	125
		8.2.29.	Memory Access Control (36h)	127
		8.2.30.	Vertical Scrolling Start Address (37h)	129
		8.2.31.	Idle Mode OFF (38h)	131
		8.2.32.	Idle Mode ON (39h)	132





	8.2.33.	COLMOD: Pixel Format Set (3Ah)	134
	8.2.34.	Set_Tear_Scanline (44h)	135
	8.2.35.	Get_Scanline (45h)	136
	8.2.36.	Write Display Brightness (51h)	137
	8.2.37.	Read Display Brightness (52h)	138
	8.2.38.	Write CTRL Display (53h)	139
	8.2.39.	Read CTRL Display (54h)	141
	8.2.40.	Write Content Adaptive Brightness Control (55h)	143
	8.2.41.	Read Content Adaptive Brightness Control (56h)	144
	8.2.42.	Write CABC Minimum Brightness (5Eh)	145
	8.2.43.	Read CABC Minimum Brightness (5Fh)	146
	8.2.44.	Read Automatic Brightness Control Self-Diagnostic Result (68h)	147
	8.2.45.	Read ID1 (DAh)	148
	8.2.46.	Read ID2 (DBh)	149
	8.2.47.	Read ID3 (DCh)	150
8.3.	Descr	iption of Level 2 Command	151
	8.3.1.	RGB Interface Signal Control (B0h)	151
	8.3.2.	Frame Rate Control (In Normal Mode/Full Colors) (B1h)	152
	8.3.3.	Frame Rate Control (In Idle Mode/8 colors) (B2h)	154
	8.3.4.	Frame Rate control (In Partial Mode/Full Colors) (B3h)	156
	8.3.5.	Display Inversion Control (B4h)	158
	8.3.6.	Blanking Porch Control (B5h)	160
	8.3.7.	Display Function Control (B6h)	162
	8.3.8.	Entry Mode Set (B7h)	165
	8.3.9.	Backlight Control 1 (B8h)	166
	8.3.10.	Backlight Control 2 (B9h)	167
	8.3.11.	Backlight Control 3 (BAh)	169
	8.3.12.	Backlight Control 4 (BBh)	170
	8.3.13.	Backlight Control 5 (BCh)	172
	8.3.14.	Backlight Control 6 (BDh)	173
	8.3.15.	Backlight Control 7 (BEh)	174
	8.3.16.	Power Control 1 (C0h)	175
	8.3.17.	Power Control 2 (C1h)	177
	8.3.18.	Power Control 3 (For Normal Mode) (C2h)	178
	8.3.19.	Power Control 4 (For Idle Mode) (C3h)	179
	8.3.20.	Power Control 5 (For Partial Mode) (C4h)	180
	8.3.21.	VCOM Control 1(C5h)	181
	8.3.22.	Get GPIO0~7 Status (C6h)	182
	8.3.23.	Set GPIO0~7 Status (C7h)	183





8.3.24. Set EXTC (C8h)	184
8.3.25. NV Memory Write (D0h)	185
8.3.26. NV Memory Protection Key (D1h)	186
8.3.27. NV Memory Status Read (D2h)	187
8.3.28. Read ID4 (D3h)	188
8.3.29. Get External Register for SPI (D9h)	189
8.3.30. Positive Gamma Correction (E0h)	190
8.3.31. Negative Gamma Correction (E1h)	191
8.3.32. Digital Gamma Control 1 (E2h)	192
8.3.33. Digital Gamma Control 2(E3h)	193
8.3.34. Interface Control (F6h)	194
9. Display Data RAM	197
9.1. Configuration	197
9.2. Memory to Display Address Mapping	198
9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF	198
9.2.2. Vertical Scroll Mode	199
9.2.3. Vertical Scroll Example	200
9.2.4. Case1: TFA+VSA+BFA < 240	200
9.2.5. Case2: TFA+VSA+BFA = 240 (Rolling Scrolling)	200
9.3. MCU to memory write/read direction	202
10. Tearing Effect Output	204
10.1. Tearing Effect Line Modes	204
10.2. Tearing Effect Line Timings	205
11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module	206
11.1. Register loading Detection	206
11.2. Functionality Detection	207
12. Power ON/OFF Sequence	208
12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	208
12.2. Case 2 – RESX line is held Low by Host at Power ON	209
12.3. Uncontrolled Power Off	210
13. Power Level Definition	211
13.1. Power Levels	211
13.2. Power Flow Chart	212
14. Gamma Curves Selection	213
14.1. Gamma Default Values	213
14.2. Gamma Curves	219
14.2.1. Gamma Curve 1 (GC0), applies the function y=x ^{2.2}	219
14.2.2. Gamma Curve 2 (GC1), applies the function y=x ^{1.8}	219
14.2.3. Gamma Curve 3 (GC2), applies the function y=x ^{2.5}	219





14.2.4. Gamma Curve 4 (GC3), applies the function y=x ^{1.0}	219
15. Reset	220
15.1. Registers	220
15.2. Output Pins, I/O Pins	221
15.3. Input Pins	221
15.4. Reset Timing	222
16. Configuration of Power Supply Circuit	223
17. NV Memory Programming Flow	225
18. Electrical Characteristics	226
18.1. Absolute Maximum Ratings	226
18.2. DC Characteristics	227
18.2.1. General DC Characteristics	227
18.3. AC Characteristics	228
18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)	228
18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- $\scriptstyle II$ system)	230
18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)	232
18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)	233
18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics	234
10. Povision History	225





1. Introduction

ILI9342C is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 320RGBx240 dots, comprising a 960-channel source driver, a 240-channel gate driver, 172,800 bytes GRAM for graphic display data of 320RGBx240 dots, and power supply circuit.

ILI9342C supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9342C supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9342C an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [320xRGB](H) x 240(V)
- Output:
 - > 960 source outputs
 - 240 gate outputs
 - Common electrode output (VCOM)
- a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
 - ➤ 8-bits, 9-bits, 16-bits, 18-bits interface with 8080- I /8080- II series MCU
 - > 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-line / 4-line serial interface
- Display mode:
 - > Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - > Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
 - On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Dot/Column inversion
 - > 4 preset Gamma curves with separate RGB Gamma correction
- Dynamic backlight control
- MTP :
 - > 8-bits for ID1, ID2, ID3
 - MADCTL (MX/MY/MV/RGB/REV)
 - > 7-bits for VCOM adjustment
- Low -power consumption architecture
 - Low operating power supplies:

Page 7 of 235 Version: 103






- IOVCC = 1.65V ~ 3.3V (logic)
- VCI = 2.6V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - DDVDH GND = 4.5V ~ 6.0V
 - DDVDL GND = -4.5V ~ -6.0V
 - Gate driver output voltage
 - VGH GND = 10.0V ~ 20.0V
 - VGL GND = -5.0V ~ -15.0V
 - VGH VGL \leq 32.0V
 - VCOM driver output voltage
 - VCOM = -0.4 ~ -2.0 V
- ◆ Operate temperature range: -30°C to 70°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only

Page 8 of 235 Version: 103





3. Block Diagram



Page 9 of 235 Version: 103





4. Pin Descriptions

	Power Supply Pins								
Pin Name	I/O Type Descriptions								
IOVCC	I	Р	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)						
VCI	I	Analog Power	High voltage power supply for analog circuit blocks (2.6 ~ 3.3 V)						
VCORE	0	Digital Power	Regulated Low voltage level for interface circuits						
DGND	Р	Power supply	- DGND for the digital side: DGND = 0V. In case of COG, connect to GND on the FPC to prevent noise.						
AGND	Р	Power supply	- AGND for the analog side: AGND = 0V. In case of COG, connect to GND on the FPC to prevent noise.						

	Test Pads							
Pin Name	I/O	Type	Descriptions					
TEST_EN TEST_OSC	ı	DGND	TEST pin input					
TESTO1~O2	I/O	Open	TEST pin					
TEST0~8		DGND	TEST pin					
DUMMYR1 DUMMYR2 DUMMYR3 DUMMYR4	1	Open	Contact resistance measurement pad. In normal operation, leave this unconnected. These pads are at DGND level. When measuring an ohm resistance of the contact, do not apply any power.					
DUMMY - Open		Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.					
GPIO0~7 I/O -		-	Standard input/output pin As for GPIO0~7 to terminal, setting of an input and output direction is possible					

Page 10 of 235 Version: 103





Interface Logic Signals									
Pin Name I/O Type Descriptions									
1 III I Valle	., 0	Турс	- Select the MCU interface mode						
			IM3	IM2	IM1	IM0	MCU-Interface Mode	DB Pin in ι	ıse
			IIVIS	IIVIZ	IIVII	IIVIU		Register/Content	GRAM
			0	1	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]
			0	1	1	0	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]
			0	1	0	1	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]
			0	1	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]
			1	1	0	1	3-wire 9-bit data serial interface I	SDA: In/O	UT
IM[3:0]	l	(IOVCC/GND)	1	1	1	1	4-wire 8-bit data serial interface I	SDA: In/O	UT
			0	0	1	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10] D[8:1]
			0	0	0	0	80 MCU 8-bit bus interface II	D[17:10]	D[17:10],
			0	0	1	1	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]
			0	0	0	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]
			MPU Parallel interface bus and serial interface select						
			If use RGB Interface must select serial interface.						
			*: Fix this pin at IOVCC or GND.						
			This signal will reset the device and must be applied to properly						
RESX	I	I MCU (IOVCC/GND)	initialize the chip.						
			Signal is active low. RESX1 is equal to RESX.						
	I		Chip select input pin ("Low" enable).						
001		MCU (IOVCC/GND)	This pin can be permanently fixed "Low" in MPU interface mode only.						
CSX			CSX1 is equal to CSX.						
			* note1,2						
			(D/C)	K)This	pin is	s used	d to select "Data or C	command" in the	parallel
			interface.						
			When D/CX = '1', data is selected.						
D/CX (SCL)	I	MCU (IOVCC/GND)	When D/CX = '0', command is selected.						
		(IOVCC/GIND)	(SCL)This pin is used serial interface clock in 3-wire 9-bit / 4-wire						
					•			JIOVOO OF GINL	<i>)</i> .
						<u> </u>	, ,		and MOLI
RDX	ı	MCU				-		as a read signal	and MCU
	'	(IOVCC/GND)						se.	
WRX		MCU	8080- I /8080- II system (WRX): Serves as a write signal and writes						
(D/CX)	l	(IOVCC/GND)						l or parameter se	elect
	I	(IOVCC/GND) MCU	8-bit serial data interface. If not used, this pin should be connected to IOVCC or GND. DCX_SCL1 is equal to D/CX(SCL). 8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to IOVCC or GND level when not in use. 8080- I /8080- II system (WRX): Serves as a write signal and writes data at the rising edge. 4-line system (D/CX): Serves as command or parameter select.						

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 11 of 235 Version: 103





			Fix to IOVCC or GND level when not in use.
D[17:0]	I/O	MCU (IOVCC/GND)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode Fix to GND level when not in use
		MCH	When IM[3] : High, Serial in/out signal.
SDA	I/O	MCU (IOVCC/GND)	The data is applied on the rising edge of the SCL signal.
		,	If not used, fix this pin at IOVCC or GND.
		MCU	Tearing effect output pin to synchronize MPU to frame writing,
			activated by S/W command. When this pin is not activated, this pin is
TE	0	(IOVCC/GND)	low.
			If not used, open this pin. TE1 is equal to TE.
DOTCLK	ı	MCU	Dot clock signal for RGB interface operation.
	-	(IOVCC/GND)	Fix to IOVCC or GND level when not in use.
VSYNC	١,	MCU	Frame synchronizing signal for RGB interface operation.
VSTNC	I	(IOVCC/GND)	Fix to IOVCC or GND level when not in use.
HSYNC	1	MCU	Line synchronizing signal for RGB interface operation.
TISTING	ı	(IOVCC/GND)	Fix to IOVCC or GND level when not in use.
DE	l ,	MCU	Data enable signal for RGB interface operation.
	•	(IOVCC/GND)	Fix to IOVCC or GND level when not in use.

Note.

- 1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.

Page 12 of 235 Version: 103



LCD Driver Input/Output Pins							
Pin Name	I/O	Туре	Descriptions				
S960~S1	0	Source	Source output signals Leave the pin to open when not in use.				
G240~G1 O		Gate	Gate output signals. Leave the pin to open when not in use.				
DDVDH	0	Stabilizing capacitor	Power supply for the source driver and VCOM driver				
DDVDL	0	Stabilizing capacitor	Power supply for the source driver and VCOM driver				
VGH	0	Power	Power supply for the gate driver. Adjust the VGH level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.				
VGL	0	Stabilizing capacitor	Power supply for the gate driver. Adjust the VGL level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.				
C11P, C11N	Р	Step-up capacitor	Connect the charge-pumping capacitor on C11P/C11N for generating DDVDH level.				
C12P, C12N	Р	Step-up capacitor -	Connect the charge-pumping capacitor on C12P/C12N for generating DDVDH level.				
C21P, C21N	Р	Step-up capacitor	Connect the charge-pumping capacitor on C21P/C21N for generating VGH, VGL level.				
C22P, C22N	Р	Step-up capacitor	Connect the charge-pumping capacitor on C22P/C22N for generating –VCI1 3X level.				
C41P, C41N	Р	Step-up capacitor	Connect the charge-pumping capacitor for generating DDVDL level.				
VREG1OUT	0	Power	 Internal generated stable power for source driver unit. The voltage level can be set by VRH1[4:0]. VREG1OUT is a positive grayscale reference voltage of source driver. VREG1OUT =3.6~(DDVDH-0.3V) 				
VREG2OUT	0	Power	 Internal generated stable power for source driver unit. The voltage level can be set by VRH2[4:0]. VREG2OUT is a negative grayscale reference voltage of source driver. VREG2OUT =(DDVDL-0.3)~-3.6V 				
VGS	I	Power	Low reference voltage for grayscale voltage generator. Connect an external resistor or to system ground.				
VCOM	0	Power	- The power supply of common voltage in DC VCOM driving The voltage range is set between -0.4V to -2.0V.				

Page 13 of 235 Version: 103





PWM OUT	0	2	Output pin for PWM (Pulse Width Modulation) signal of LED driving.
PWW_OUT	0		If not used, open this pad. Pwm_OUT1 is equal to PWM_OUT.

Version: 103





Liquid crystal power supply specifications Table

No.	Item		Description
1	TFT Source Driver		960 pins (320 x RGB)
2	TFT Gate Driver		240 pins
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
		S1 ~ S960	V0 ~ V63 grayscales
4	Liquid Crystal Drive Output	G1 ~ G240	VGH - VGL
		VCOM	-0.4~-2.0V
_	logust Valtage	IOVCC	1.65V ~3.3V
5	Input Voltage	VCI	2.60V ~ 3.30V
		DDVDH	4.5V ~ 6.0V
	Liquid Crystal Drive Voltages	DDVDL	-6.0V ~ -4.5V
6		VGH	10.0V ~ 20.0V
		VGL	-5.0V ~ -15.0V
		VGH - VGL	Max. 32.0V
		DDVDH	VCI1 x2
_		DDVDL	-(VCI1-VCL)
7	Internal Step-up Circuits	VGH	VCI1 x4, x5, x6
		VGL	VCI1 x-3, x-4, x-5

Note: VCI1 is an internal reference voltage for the step-up circuit1.

Page 15 of 235 Version: 103





5. Pad Arrangement and Coordination


Chip Size: 18620um x 690um Chip thickness: 280 um (typ.) Pad Location: Pad Center.


Coordinate Origin: Chip center: (0.-3.5) Leftest & down coordinate: (-9310,-348.5) Rightest & up coordinate: (9310, 341.5)


Au bump height: 9 um (typ.)

Au Bump Size: 1. 24um x 69um input side: No. 1 ~ 436

2. 14um x 90um Staggered LCD output side : No. $437 \sim 1672$ Alignment Marks







Page 16 of 235 Version: 103





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1	VCOM	-8989	-245.5	51	IM3	-6989	-245.5	101	DUMMY	-4989	-245.5	151	DB17	-2989	-245.5
2	VCOM	-8949	-245.5	52	IOVCC	-6949	-245.5	102	DUMMY	-4949	-245.5	152	DB17	-2949	-245.5
3	VCOM	-8909	-245.5	53	IM2	-6909	-245.5	103	DUMMY	-4909	-245.5	153	DB16	-2909	-245.5
4	VCOM	-8869	-245.5	54	DGND	-6869	-245.5	104	DUMMY	-4869	-245.5	154	DB16	-2869	-245.5
5	DUMMYR1	-8829	-245.5	55	IM1	-6829	-245.5	105	DUMMY	-4829	-245.5	155	DB15	-2829	-245.5
6	DUMMYR2	-8789	-245.5	56	IOVCC	-6789	-245.5	106	DGND	-4789	-245.5	156	DB15	-2789	-245.5
7	VCORE	-8749	-245.5	57	IM0	-6749	-245.5	107	DGND	-4749	-245.5	157	DB14	-2749	-245.5
8	VCORE	-8709	-245.5	58	DGND	-6709	-245.5	108	DGND	-4709	-245.5	158	DB14	-2709	-245.5
9	VCORE	-8669	-245.5	59	DGND	-6669	-245.5	109	DGND	-4669	-245.5	159	DB13	-2669	-245.5
10	VCORE	-8629	-245.5	60	TEST_EN	-6629	-245.5	110	DUMMY	-4629	-245.5	160	DB13	-2629	-245.5
11	VCORE	-8589	-245.5	61	TESTOSC	-6589	-245.5	111	DUMMY	-4589	-245.5	161	DB12	-2589	-245.5
12	VCORE	-8549	-245.5	62	TEST8	-6549	-245.5	112	DUMMY	-4549	-245.5	162	DB12	-2549	-245.5
13	VCORE	-8509	-245.5	63	DUMMY	-6509	-245.5	113	DGND	-4509	-245.5	163	DGND	-2509	-245.5
14	VCORE	-8469	-245.5	64	DUMMY	-6469	-245.5	114	DUMMY	-4469	-245.5	164	DB11	-2469	-245.5
15	AGND	-8429	-245.5	65	DGND	-6429	-245.5	115	DUMMY	-4429	-245.5	165	DB11	-2429	-245.5
16	AGND	-8389	-245.5	66	DUMMY	-6389	-245.5	116	DUMMY	-4389	-245.5	166	DB10	-2389	-245.5
17	AGND	-8349	-245.5	67	IOVCC	-6349	-245.5	117	DGND	-4349	-245.5	167	DB10	-2349	-245.5
	AGND	-8309	-245.5	-	TEST7	-6309	-245.5	_	DUMMY	-4309	-245.5	-	DB9	-2309	
	AGND	-8269	-245.5	-	DUMMY	-6269	-245.5		DUMMY	-4269	-245.5	-	DB9	-2269	
	AGND	-8229	-245.5		TEST6	-6229	-245.5		DUMMY	-4229	-245.5	\vdash	DB8	-2229	
		-8189	-245.5		DUMMY	-6189	-245.5	-	DGND	-4189	-245.5	-	DB8	-2189	-
	AGND	-8149	-245.5		TEST5	-6149	-245.5		DUMMY	-4149	-245.5	\vdash	DB7	-2149	
	AGND	-8109	-245.5		DUMMY	-6109	-245.5	-	DUMMY	-4109	-245.5	\vdash	DB7	-2109	
	AGND	-8069	-245.5	-	TEST4	-6069	-245.5	_	DUMMY	-4069	-245.5	-	DB6	-2069	
	AGND	-8029	-245.5		DUMMY	-6029	-245.5	-	DGND	-4029	-245.5	\vdash	DB6	-2029	-245.5
	AGND	-7989	-245.5	-	TEST3	-5989	-245.5	-	TE1	-3989	-245.5	\vdash	DGND	-1989	-
	DGND	-7949	-245.5	-	DUMMY	-5949	-245.5	_	TE1	-3949	-245.5	-	DB5	-1949	-
	DGND	-7909	-245.5		TEST2	-5909	-245.5		DGND	-3909	-245.5	-	DB5	-1909	-
	DGND	-7869	-245.5		DUMMY	-5869	-245.5	_	DUMMY	-3869	-245.5	\vdash	DB4	-1869	
	DGND	-7829	-245.5	-	TEST1	-5829	-245.5	_	IOVCC	-3829	-245.5		DB4	-1829	-245.5
	DGND	-7789	-245.5		DUMMY	-5789	-245.5		DUMMY	-3789	-245.5		DB3	-1789	-245.5
	DGND	-7749	-245.5		TEST0	-5749	-245.5	-	DGND	-3749	-245.5	\vdash	DB3	-1749	-
	DGND	-7709	-245.5	-	DGND	-5709	-245.5	_	RESX1	-3709	-245.5	-	DB2	-1709	
	DGND	-7669	-245.5	-	DUMMY	-5669	-245.5		DUMMY	-3669	-245.5	-	DB2	1	-245.5
	DGND		-245.5		IOVCC				DUMMY		-245.5				-245.5
_	DGND	-7589			CSX1	-5589	-245.5		DUMMY	-3589		\vdash	DB1		-245.5
	DGND	-7549	-245.5		DCX_SCL1	-5549	-245.5		DUMMY	-3549	_	\vdash	DB0	<u> </u>	-245.5
	DGND	-7509		_	SDA	-5509	-245.5	_	DUMMY	-3509		\vdash	DB0	ļ	-245.5
_	IOVCC	-7469	-245.5		DUMMY	-5469	-245.5	_	DUMMY	-3469		\vdash	IOVCC	ļ	-245.5
	IOVCC	-7429	-245.5		DUMMY	-5429	-245.5		DUMMY	-3429		\vdash	DUMMY	-	-245.5
	IOVCC	-7389	-245.5		PWM OUT1	-5389	-245.5	_	DUMMY	-3389		\vdash	DGND		-245.5
	IOVCC	-7349		-	PWM_OUT1	-5349	-245.5	_	IOVCC	-3349		\vdash	DGND	1	-245.5
	IOVCC	-7309	-245.5	—	VSYNC	-5309	-245.5		IOVCC	-3309		\vdash	DGND	-	-245.5
	IOVCC	-7269	-245.5	_	HSYNC	-5269	-245.5		IOVCC	-3269		\vdash	DGND	ļ	-245.5
	IOVCC	-7209	-245.5	_	DOTCLK	-5269	-245.5	_	IOVCC	-3269		-	DUMMY	ļ	-245.5
	IOVCC	-7229	-245.5		DE		-245.5		RDX	-3229		-	DUMMY		-245.5
	IOVCC	-7149		—	DGND	-5189 -5149		_	WRX	-3189		\vdash	DUMMY		
_	IOVCC	-7149		_	DUMMY	-5149 -5109			DCX_SCL	-3149		-	RESX		-245.5 -245.5
	DUMMY			_				_			_	-			
		-7069	-245.5	_	DUMMY	-5069	-245.5		CSX	-3069		_	IOVCC		-245.5
50	DGND	-7029	-245.5	100	DUMMY	-5029	-245.5	150	DGND	-3029	-245.5	200	IOVCC	-1029	-245.5

Page 17 of 235 Version: 103





No.	Pad name	Х	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ
	IOVCC	-989	-245.5		DUMMY	1589	-245.5	30	Î	3589	-245.5		C11P	5589	-245.5
202	IOVCC	-949	-245.5	252	DGND	1629	-245.5	302	VGL	3629	-245.5	352	C11P	5629	-245.5
203	VCI	-909	-245.5	253	VREG2 OUT	1669	-245.5	300	VGL	3669	-245.5	353	C11P	5669	-245.5
204	VCI	-869	-245.5	254	VREG2_OUT	1709	-245.5	304	VGL	3709	-245.5	354	C11P	5709	-245.5
205	VCI	-829	-245.5		VGS	1749	-245.5	30	VGL	3749	-245.5	_	C11P	5749	
206	VCI	-789	-245.5	256	DUMMY	1789	-245.5	306	DUMMY	3789	-245.5	356	C11P	5789	-245.5
207	TE	-749	-245.5	257	DUMMY	1829	-245.5	30	DUMMY	3829	-245.5	357	DUMMY	5829	-245.5
208	TE	-709	-245.5	258	DGND	1869	-245.5	308	DUMMY	3869	-245.5	358	DUMMY	5869	-245.5
209	PWM_OUT	-669	-245.5	259	DGND	1909	-245.5	309	DUMMY	3909	-245.5	359	DUMMY	5909	-245.5
210	PWM_OUT	-629	-245.5	260	DGND	1949	-245.5	310	DUMMY	3949	-245.5	360	VCI	5949	-245.5
_	TESTO1	-589	-245.5	261	DGND	1989	-245.5	31	DDVDH	3989	-245.5	361	VCI	5989	-245.5
212	DGND	-549	-245.5	262	DGND	2029	-245.5	312	DDVDH	4029	-245.5	362	VCI	6029	-245.5
213	GPIO0	-509	-245.5	263	AGND	2069	-245.5	313	DDVDH	4069	-245.5	363	VCI	6069	-245.5
214	GPIO0	-469	-245.5	264	AGND	2109	-245.5	314	DDVDH	4109	-245.5	364	VCI	6109	-245.5
215	GPIO1	-429	-245.5	265	AGND	2149	-245.5	31	DDVDH	4149	-245.5	365	VCI	6149	-245.5
216	GPIO1	-389	-245.5	266	AGND	2189	-245.5	316	DDVDH	4189	-245.5	366	DUMMY	6189	-245.5
217	DUMMY	-349	-245.5	267	VGS	2229	-245.5	31	7 C41N	4229	-245.5	367	C12N	6229	-245.5
218	TESTO2	-309	-245.5	268	DUMMY	2269	-245.5	318	3 C41N	4269	-245.5	368	C12N	6269	-245.5
219	GPIO2	309	-245.5	269	DUMMY	2309	-245.5	319	C41N	4309	-245.5	369	C12N	6309	-245.5
220	GPIO2	349	-245.5	270	DUMMY	2349	-245.5	320	C41N	4349	-245.5	370	C12N	6349	
221	GPIO3	389	-245.5	271	DUMMY	2389	-245.5	32	C41N	4389	-245.5	371	C12N	6389	-245.5
222	GPIO3	429	-245.5	272	DUMMY	2429	-245.5	322	C41N	4429	-245.5	372	C12N	6429	-245.5
223	GPIO4	469	-245.5	273	DUMMY	2469	-245.5	323	C41N	4469	-245.5		C12N	6469	-245.5
224	GPIO4	509	-245.5	274	DUMMY	2509	-245.5	324	C41N	4509	-245.5	_	C12N	6509	-245.5
-	GPIO5	549	-245.5	-	DUMMY	2549	-245.5	_	C41N	4549	-245.5	_	C12P	6549	
-	GPIO5	589	-245.5		DUMMY	2589	-245.5	-	C41N	4589	-245.5	-	C12P	6589	
227	GPIO6	629	-245.5	277	DUMMY	2629	-245.5	32	7 C41P	4629	-245.5	377	C12P	6629	-245.5
228	GPIO6	669	-245.5	278	DUMMY	2669	-245.5	328	C41P	4669	-245.5	378	C12P	6669	-245.5
-	GPIO7	709	-245.5	279	DUMMY	2709	-245.5	329	C41P	4709	-245.5		C12P	6709	
230	GPIO7	749	-245.5	280	DUMMY	2749	-245.5	330	C41P	4749	-245.5	380	C12P	6749	-245.5
231	DUMMY	789	-245.5	281	VREG1 OUT	2789	-245.5	_	C41P	4789	-245.5	381	C12P	6789	
232	DUMMY	829	-245.5		_	2829	-245.5	_	C41P	4829	-245.5	382	C12P	6829	
233	DUMMY	869	-245.5	283	DUMMY	2869	-245.5	-	C41P	4869	-245.5	383	C21N	6869	
234	DUMMY	909	-245.5	284	DUMMY	2909	-245.5	334	C41P	4909	-245.5	384	C21N	6909	-245.5
235	DUMMY	949	-245.5	285	DUMMY	2949	-245.5	_	C41P	4949	-245.5			6949	-245.5
236	DUMMY	989	-245.5	286	DUMMY	2989	-245.5	336	C41P	4989	-245.5	_	C21N		-245.5
-	DUMMY	1029		_	DUMMY	3029		_	7 C11N	5029			C21N		-245.5
238	DUMMY	1069		288	DDVDL	3069		_	C11N	5069			C21N	7069	-245.5
—	DUMMY	1109		_	DDVDL	3109		_	C11N	5109			C21N		-245.5
-	DUMMY		-245.5		DDVDL		-245.5	-	C11N	5149		_	C21N		-245.5
_	DGND		-245.5		DDVDL	3189	-245.5	_	C11N	5189		_	C21N		-245.5
	DGND	1229			DDVDL	3229	-245.5	_	C11N	5229	-245.5	_	C21N		-245.5
_	DGND	1269		_	DDVDL	3269	-245.5	-	C11N	5269	-245.5		C21N		-245.5
_	DGND	1309			VGH	3309	-245.5	_	C11N	5309	-245.5		C21N		-245.5
	DGND	1349			VGH	3349	-245.5	_	C11N	5349	-245.5	_	C21P		-245.5
_	DGND	1389		_	VGH	3389	-245.5	_	C11N	5389	-245.5		C21P		-245.5
_	DUMMY	1429	-245.5	_	VGH	3429	-245.5	_	C11P	5429	-245.5		C21P		-245.5
	DUMMY	1469	-245.5		VGH	3469	-245.5	-	C11P	5469	-245.5	_	C21P		-245.5
_	DGND	1509	-245.5	_	VGH	3509	-245.5	_	C11P	5509	-245.5		C21P		-245.5
-	DUMMY	1549		_	VGL	3549	-245.5	_	C11P	5549		_	C21P		-245.5
_00	_ 31111111	.545	5.5	500		5545	0.0	550	7	5575	0.0	.00	J	, 545	0.0

Page 18 of 235 Version: 103





No.	Pad name	Х	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
401	C21P	7589	-245.5	451	G216	8811	233	501	G116	8011	233	551	G16	7211	233
402	C21P	7629	-245.5	452	G214	8795	107	502	G114	7995	107	552	G14	7195	107
403	C21P	7669	-245.5	453	G212	8779	233	503	G112	7979	233	553	G12	7179	233
404	C21P	7709	-245.5	454	G210	8763	107	504	G110	7963	107	554	G10	7163	107
405	C21P	7749	-245.5	455	G208	8747	233	505	G108	7947	233	555	G8	7147	233
406	C21P	7789	-245.5	456	G206	8731	107	506	G106	7931	107	556	G6	7131	107
407	C22N	7829	-245.5	457	G204	8715	233	507	G104	7915	233	557	G4	7115	233
408	C22N	7869	-245.5	458	G202	8699	107	508	G102	7899	107	558	G2	7099	107
409	C22N	7909	-245.5	459	G200	8683	233	509	G100	7883	233	559	DUMMY	7083	233
410	C22N	7949	-245.5	460	G198	8667	107	510	G98	7867	107	560	DUMMY	7067	107
411	C22N	7989	-245.5	461	G196	8651	233	511	G96	7851	233	561	DUMMY	7051	233
412	C22N	8029	-245.5	462	G194	8635	107	512	G94	7835	107	562	DUMMY	7037	107
413	C22N	8069	-245.5	463	G192	8619	233	513	G92	7819	233	563	S960	7023	233
414	C22N	8109	-245.5	464	G190	8603	107	514	G90	7803	107	564	S959	7009	107
415	C22N	8149	-245.5	465	G188	8587	233	515	G88	7787	233	565	S958	6995	233
416	C22N	8189	-245.5	466	G186	8571	107	516	G86	7771	107	566	S957	6981	107
417	C22N	8229	-245.5	467	G184	8555	233	517	G84	7755	233	567	S956	6967	233
418	C22N	8269	-245.5	468	G182	8539	107	518	G82	7739	107	568	S955	6953	107
419	C22P	8309	-245.5	469	G180	8523	233	519	G80	7723	233	569	S954	6939	233
420	C22P	8349	-245.5	470	G178	8507	107	520	G78	7707	107	570	S953	6925	107
421	C22P	8389	-245.5	471	G176	8491	233	521	G76	7691	233	571	S952	6911	233
422	C22P	8429	-245.5	472	G174	8475	107	522	G74	7675	107	572	S951	6897	107
423	C22P	8469	-245.5	473	G172	8459	233	523	G72	7659	233	573	S950	6883	233
424	C22P	8509	-245.5	474	G170	8443	107	524	G70	7643	107	574	S949	6869	107
425	C22P	8549	-245.5	475	G168	8427	233	525	G68	7627	233	575	S948	6855	233
426	C22P	8589	-245.5	476	G166	8411	107	526	G66	7611	107	576	S947	6841	107
427	C22P	8629	-245.5	477	G164	8395	233	527	G64	7595	233	577	S946	6827	233
428	C22P	8669	-245.5	478	G162	8379	107	528	G62	7579	107	578	S945	6813	107
429	C22P	8709	-245.5	479	G160	8363	233	529	G60	7563	233	579	S944	6799	233
430	C22P	8749	-245.5	480	G158	8347	107	530	G58	7547	107	580	S943	6785	107
431	DUMMYR3	8789	-245.5	481	G156	8331	233	531	G56	7531	233	581	S942	6771	233
432	DUMMYR4	8829	-245.5	482	G154	8315	107	532	G54	7515	107	582	S941	6757	107
433	VCOM	8869	-245.5	483	G152	8299	233	533	G52	7499	233	583	S940	6743	233
434	VCOM	8909	-245.5	484	G150	8283	107	534	G50	7483	107	584	S939	6729	107
435	VCOM	8949	-245.5	485	G148	8267	233	535	G48	7467	233	585	S938	6715	233
436	VCOM	8989	-245.5	486	G146	8251	107	536	G46	7451	107	586	S937	6701	107
437	DUMMY	9035	233	487	G144	8235	233	537	G44	7435	233	587	S936	6687	233
438	DUMMY	9019	107	488	G142	8219	107	538	G42	7419	107	588	S935	6673	107
439	G240	9003	233	489	G140	8203	233	539	G40	7403	233	589	S934	6659	233
440	G238	8987	107	490	G138	8187	107	540	G38	7387	107	590	S933	6645	107
441	G236	8971	233	491	G136	8171	233	541	G36	7371	233	591	S932	6631	233
442	G234	8955	107	492	G134	8155	107	542	G34	7355	107	592	S931	6617	107
443	G232	8939	233	493	G132	8139	233	543	G32	7339	233	593	S930	6603	233
444	G230	8923	107	494	G130	8123	107	544	G30	7323	107	594	S929	6589	107
445	G228	8907	233	495	G128	8107	233	545	G28	7307	233	595	S928	6575	233
446	G226	8891	107	496	G126	8091	107	546	G26	7291	107	596	S927	6561	107
447	G224	8875	233	497	G124	8075	233	547	G24	7275	233	597	S926	6547	233
448	G222	8859	107	498	G122	8059	107	548	G22	7259	107	598	S925	6533	107
449	G220	8843	233	499	G120	8043	233	549	G20	7243	233	599	S924	6519	233
450	G218	8827	107	500	G118	8027	107	550	G18	7227	107	600	S923	6505	107

Page 19 of 235 Version: 103





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
601	S922	6491	233	651		5791	233		S822	5091	233	751	S772	4391	233
602	S921	6477	107	652	S871	5777	107	702	S821	5077	107	752	S771	4377	107
	S920	6463	233		3 S870	5763	233		S820	5063		-	S770	4363	233
	S919	6449	107	_	1 S869	5749	107	-	S819	5049	107	-	S769	4349	107
	S918	6435	233	_	S868	5735	233		S818	5035		-	S768	4335	
	S917	6421	107		S867	5721	107	l	S817	5021	107	-	S767	4321	107
	S916	6407	233		7 S866	5707	233		S816	5007	233		S766	4307	233
	S915	6393	107	-	S865	5693	107	-	S815	4993	107	-	S765	4293	107
	S914	6379	233		S864	5679	233	709	S814	4979	233	-	S764	4279	233
	S914 S913	6365	107	_	S863	5665	107		S813	4965	107	-	S763	4265	107
	S913	6351	233	_	S862	5651	233		S812	4903	233	-	S762	4251	233
			\vdash									-			
	S911	6337	107	-	S861	5637	107	-	S811	4937	107	762		4237	107
	S910	6323	233	_	S860	5623	233	-	S810	4923	233		S760	4223	233
	S909	6309	107		S859	5609	107		S809	4909	107	764		4209	107
	S908	6295	233		S858	5595	233	-	S808	4895	233	-	S758	4195	
	S907	6281	107	_	S857	5581	107	-	S807	4881	107	-	S757	4181	107
	S906	6267	233	-	S856	5567	233	-	S806	4867	233	-	S756	4167	233
	S905	6253	107	_	S855	5553	107	718		4853	107	-	S755	4153	107
	S904	6239	233	_	S854	5539	233	-	S804	4839	233	-	S754	4139	233
620	S903	6225	107	670	S853	5525	107	720	S803	4825	107	770	S753	4125	107
621	S902	6211	233	671	S852	5511	233	721	S802	4811	233		S752	4111	233
622	S901	6197	107	672	S851	5497	107	722	S801	4797	107	772	S751	4097	107
623	S900	6183	233	673	S850	5483	233	723	S800	4783	233	773	S750	4083	233
624	S899	6169	107	674	S849	5469	107	724	S799	4769	107	774	S749	4069	107
625	S898	6155	233	675	S848	5455	233	725	S798	4755	233	775	S748	4055	233
626	S897	6141	107	676	S847	5441	107	726	S797	4741	107	776	S747	4041	107
627	S896	6127	233	677	S846	5427	233	727	S796	4727	233	777	S746	4027	233
628	S895	6113	107	678	S845	5413	107	728	S795	4713	107	778	S745	4013	107
629	S894	6099	233	679	S844	5399	233	729	S794	4699	233	779	S744	3999	233
630	S893	6085	107	680	S843	5385	107	730	S793	4685	107	780	S743	3985	107
631	S892	6071	233	681	S842	5371	233	731	S792	4671	233	781	S742	3971	233
632	S891	6057	107	682	S841	5357	107	732	S791	4657	107	782	S741	3957	107
633	S890	6043	233	683	S840	5343	233	733	S790	4643	233	783	S740	3943	233
634	S889	6029	107	684	\$839	5329	107	734	S789	4629	107	784	S739	3929	107
635	S888	6015	233	685	S838	5315	233	735	S788	4615	233	785	S738	3915	233
636	S887	6001	107	686	S837	5301	107	736	S787	4601	107	786	S737	3901	107
637	S886	5987	233	687	7 S836	5287	233	737	S786	4587	233	787	S736	3887	233
638	S885	5973	107	688	S835	5273	107	738	S785	4573	107	788	S735	3873	107
639	S884	5959	233	689	S834	5259	233	739	S784	4559	233	789	S734	3859	233
	S883	5945	107	690	S833	5245	107		S783	4545	107		S733	3845	107
641	S882	5931	233		S832	5231	233	741	S782	4531	233		S732	3831	233
	S881	5917	\vdash		S831	5217	_		S781	4517			S731	3817	
	S880	5903	\vdash	_	S830	5203			S780	4503	-		S730	3803	
	S879	5889	\vdash		S829	5189			S779	4489			S729	3789	
	S878	5875	\vdash	-	S828	5175			S778	4475			S728	3775	
	S877	5861	\vdash	_	S827	5161			S777	4461			S727	3761	
	S876	5847			S826	5147			S776	4447			S726	3747	
	S875	5833	\vdash	_	S825				S775	4447			S725	3747	
			\vdash			5133					-				
	S874	5819			S824	5119			S774	4419			S724	3719	
650	S873	5805	10/	/00	S823	5105	10/	/50	S773	4405	10/	800	S723	3705	10/

Page 20 of 235 Version: 103





No	Dad nama	V	Υ	No	Dod name	V	V	No	Dod nome	V	Υ	No	Dad name	V	Υ
No.	Pad name S722	X 3691	233	No. 851	Pad name S672	2991	Y 233	No. 901	Pad name S622	2291	233	No.	Pad name S572	1591	233
	S721	3677	107		S671	2977	107		S621	2277	107	-	S571	1577	107
	S720	3663	233		S670	2963	233		S620	2263	_		S570	1563	
	S719	3649	107	854		2949	107		S619	2249	107		S569	1549	
	S718	3635	233		S668	2935	233		S618	2235	233	-	S568	1535	
	S717	3621	107		S667	2921	107		S617	2221	107		S567	1521	107
	S716	3607	233		S666	2907	233	907	S616	2207	233	957		1507	233
	S715	3593	107	-	S665	2893	107		S615	2193	107	-	S565	1493	107
	S714	3579	233		S664	2879	233		S614	2179	233		S564	1479	
	S714 S713	3565	107	l	S663	2865	107	<u> </u>	S613	2165	_	-	S563	1465	
	S712	3551	233	l	S662	2851	233		S612	2151	233	-	S562	1451	233
	S712	3537	107		S661	2837	107		S611	2137	107		S561	1437	107
	S710	3523	233	-	S660	2823	233	-	S610	2123	-	-	S560	1423	
	S710	3509	107	-	S659	2809	107	-	S609	2109	107	-	S559	1409	
	S709	3495	233		S658	2795			S608	2095	_		S558	1395	
	S700	3481	107	-	S657	2781	107	-	S607	2081	107	-	S557	1381	107
	S707	3467	233	867		2767	233	917	S606	2067	233	967	+	1367	233
	S705	3453	107		S655	2753	107		S605	2053	107		S555	1353	
	S703	3439	233		S654	2739	233		S604	2039	233	-	S554	1339	
	S704 S703	3425	107	l	S653	2725	107	<u> </u>	S603	2025	107	-	S553	1325	107
	S702	3411	233	871		2711	233	921	S602	2011	233	971		1311	233
	S702	3397	107	872		2697	107	922	S601	1997	107	972	+	1297	107
	S700	3383	233	l	S650	2683	233	923	S600	1983	233	-	S550	1283	
	S699	3369	107		S649	2669	107		S599	1969	107		S549	1269	
	S698			-	S648	2655			S598	1955	-	-	S548	1255	
	S697	3341	107		S647	2641	107	-	S597	1941	107		S547	1241	107
	S696	3327	233	877		2627	233		S596	1927	233	-	S546	1227	233
	S695	3313	107		S645	2613	107	_	S595	1913	107	-	S545	1213	
	S694	3299	233	-	S644	2599	233	-	S594	1899	233	-	S544	1199	
	S693	3285	107		S643	2585			S593	1885	_		S543	1185	
	S692	3271	233	-	S642	2571	233		S592	1871	233	-	S542	1171	233
	S691	3257	107		S641	2557	107	932	S591	1857	107	982		1157	107
	S690	3243	233	883		2543	233		S590	1843	233	983		1143	
	S689	3229	107		S639	2529	107		S589	1829	107		S539	1129	
	S688	3215		-	S638	2515			S588	1815		-	S538		233
	S687	3201			S637	2501			S587	1801	-		S537	1101	_
	S686	3187			S636	2487			S586	1787			S536	1087	
	S685	3173			S635	2473	_		S585	1773	_		S535	1073	_
	S684	3159			S634	2459			S584	1759	_		S534	1073	
	S683	3145			S633	2445	-	-	S583	1745	_		S533	1045	
	S682	3131			S632	2431			S582	1731	_		S532	1031	
	S681	3117			S631	2417	-		S581	1717	_		S531	1017	
	S680	3103			S630	2403	-		S580	1703	_		S530	1003	
	S679	3089			S629	2389	_		S579	1689	-		S529		107
	S678	3075			S628	2375			S578	1675	_		S528		233
	S677	3075		_	S627	2361		-	S577	1661	_		S527		107
	S676	3047			S626	2347		_	S576	1647	233	-	S526		233
	S675	3047			S625	2333	-	_	S575	1633	-		S525		107
		3033									_				
	S674				S624	2319			S574	1619	_		S524		233
850	S673	3005	107	900	S623	2305	107	950	S573	1605	107	1000	S523	905	107

Page 21 of 235 Version: 103





No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
	S522	891	233		DUMMY	107	233		S446	-793	107	1151		-1493	
1002	S521	877	107	1052	DUMMY	79	233	1102	S445	-807	233	1152	S395	-1507	233
	S520	863	233		DUMMY	51	233		S444	-821	107	-	S394	-1521	107
1004		849	107		DUMMY	23	233		S443	-835	233		S393	-1535	
1005		835	233		DUMMY	-23	233	-	S442	-849	107		S392	-1549	-
1006		821	107	-	DUMMY	-51	233		S441	-863	233		S391	-1563	
1007		807	233		DUMMY	-79	233		S440	-877	107		S390	-1577	107
1007		793	107		DUMMY	-107	233		S439	-891	233		S389	-1591	233
	S514	779	233		DUMMY	-135	233		S438	-905	107	-	S388	-1605	
1010		765	107		DUMMY	-163	-		S437	-903	233		S387	-1619	-
	S513	751	233	-	DUMMY	-103	233	-	S436	-933	107		S386	-1633	-
		737	-		DUMMY		-			-933 -947		-			
1012			107		_	-219	233		S435		233		S385	-1647	233
1013		723	233	-	DUMMY	-247	233	-	S434	-961	107		S384	-1661	107
1014		709	107	-	DUMMY	-275	233		S433	-975	233	-	S383	-1675	
1015		695	233	-	DUMMY	-289	107	-	S432	-989	107		S382	-1689	
1016		681	107		DUMMY	-303	233	_	S431	-1003	233	-	S381	-1703	-
1017		667	233		S480	-317	107		S430	-1017	107		S380	-1717	107
1018		653	107		S479	-331	233		S429	-1031	233		S379	-1731	233
1019		639	233	-	S478	-345	107		S428	-1045	107		S378	-1745	
1020	S503	625	107	1070	S477	-359	233	1120	S427	-1059	233	1170	S377	-1759	233
	S502	611	233		S476	-373	107		S426	-1073	107		S376	-1773	107
1022		597	107	1072	S475	-387	233	1122	S425	-1087	233	1172	S375	-1787	233
1023	S500	583	233	1073	S474	-401	107	1123	S424	-1101	107	1173	S374	-1801	107
1024	S499	569	107		S473	-415	233	1124	S423	-1115	233	1174	S373	-1815	233
1025	S498	555	233	1075	S472	-429	107	1125	S422	-1129	107	1175	S372	-1829	107
1026	S497	541	107	1076	S471	-443	233	1126	S421	-1143	233	1176	S371	-1843	233
1027	S496	527	233	1077	S470	-457	107	1127	S420	-1157	107	1177	S370	-1857	107
1028	S495	513	107	1078	S469	-471	233	1128	S419	-1171	233	1178	S369	-1871	233
1029	S494	499	233	1079	S468	-485	107	1129	S418	-1185	107	1179	S368	-1885	107
1030	S493	485	107	1080	S467	-499	233	1130	S417	-1199	233	1180	S367	-1899	233
1031	S492	471	233	1081	S466	-513	107	1131	S416	-1213	107	1181	S366	-1913	107
1032	S491	457	107	1082	S465	-527	233	1132	S415	-1227	233	1182	S365	-1927	233
1033	S490	443	233	1083	S464	-541	107	1133	S414	-1241	107	1183	S364	-1941	107
1034	S489	429	107	1084	S463	-555	233	1134	S413	-1255	233	1184	S363	-1955	233
1035	S488	415	233	1085	S462	-569	107	1135	S412	-1269	107	1185	S362	-1969	107
1036	S487	401	107	1086	S461	-583	233	1136	S411	-1283	233	1186	S361	-1983	233
1037	S486	387	233	1087	S460	-597	107	1137	S410	-1297	107	1187	S360	-1997	107
1038	S485		107	1088	S459	-611	233	1138	S409	-1311	233	1188	S359	-2011	233
	S484		233		S458		107	_	S408	-1325	-		S358	-2025	
	S483		107		S457		233	1140	S407	-1339	-		S357	-2039	233
	S482		233		S456		107		S406	-1353			S356	-2053	
1042			107		S455		233	_	S405		233		S355	-2067	
	DUMMY		233		S454	-681		_	S404	-1381	-		S354	-2081	
	DUMMY		107		S453		233		S403	-1395			S353	-2095	
	DUMMY		233		S452		107	_	S403	-1409	-		S352	-21093	
	DUMMY				S452 S451		233	_	S402 S401	-1409	-		S352	-2109	
													S350		
	DUMMY		233		S450		107	_	S400	-1437	-			-2137	
	DUMMY				S449	-751	_	_	S399		233		S349	-2151	
	DUMMY		233		S448		107		S398	-1465	_		S348	-2165	
1050	DUMMY	135	233	1100	S447	-779	233	1150	S397	-1479	233	1200	S347	-2179	233

Page 22 of 235 Version: 103





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
	S346	-2193	107	1251	S296	-2893	107	1301	S246	-3593	107	_	S196	-4293	107
1202	S345	-2207	233	1252	S295	-2907	233	1302	S245	-3607	233	1352	S195	-4307	233
1203	S344	-2221	107	1253	S294	-2921	107	1303	S244	-3621	107	1353	S194	-4321	107
1204	S343	-2235	233	1254	S293	-2935	233	1304	S243	-3635	233	1354	S193	-4335	233
1205	S342	-2249	107	1255	S292	-2949	107	1305	S242	-3649	107	1355	S192	-4349	107
1206	S341	-2263	233	1256	S291	-2963	233	1306	S241	-3663	233	1356	S191	-4363	233
1207	S340	-2277	107	1257	S290	-2977	107	1307	S240	-3677	107	1357	S190	-4377	107
1208	S339	-2291	233	1258	S289	-2991	233	1308	S239	-3691	233	1358	S189	-4391	233
1209	S338	-2305	107	1259	S288	-3005	107	1309	S238	-3705	107	1359	S188	-4405	107
1210	S337	-2319	233	1260	S287	-3019	233	1310	S237	-3719	233	1360	S187	-4419	233
1211	S336	-2333	107	1261	S286	-3033	107	1311	S236	-3733	107	1361	S186	-4433	107
1212	S335	-2347	233	1262	S285	-3047	233	1312	S235	-3747	233	1362	S185	-4447	233
1213	S334	-2361	107	1263	S284	-3061	107	1313	S234	-3761	107	1363	S184	-4461	107
1214	S333	-2375	233	1264	S283	-3075	233	1314	S233	-3775	233	1364	S183	-4475	233
1215	S332	-2389	107	1265	S282	-3089	107	1315	S232	-3789	107	1365	S182	-4489	107
1216	S331	-2403	233	1266	S281	-3103	233	1316	S231	-3803	233	1366	S181	-4503	233
1217	S330	-2417	107	1267	S280	-3117	107	1317	S230	-3817	107	1367	S180	-4517	107
1218	S329	-2431	233	1268	S279	-3131	233	1318	S229	-3831	233	1368	S179	-4531	233
1219	S328	-2445	107	1269	S278	-3145	107	1319	S228	-3845	107	1369	S178	-4545	107
1220	S327	-2459	233	1270	S277	-3159	233	1320	S233	-3859	233	1370	S177	-4559	233
1221	S326	-2473	107	1271	S276	-3173	107	1321	S226	-3873	107	1371	S176	-4573	107
1222	S325	-2487	233	1272	S275	-3187	233	1322	S225	-3887	233	1372	S175	-4587	233
1223	S324	-2501	107	1273	S274	-3201	107	1323	S224	-3901	107	1373	S174	-4601	107
1224	S323	-2515	233	1274	S273	-3215	233	1324	S223	-3915	233	1374	S173	-4615	233
1225	S322	-2529	107	1275	S272	-3229	107	1325	S222	-3929	107	1375	S172	-4629	107
1226	S321	-2543	233	1276	S271	-3243	233	1326	S221	-3943	233	1376	S171	-4643	233
1227	S320	-2557	107	1277	S270	-3257	107	1327	S220	-3957	107	1377	S170	-4657	107
1228	S319	-2571	233	1278	S269	-3271	233	1328	S219	-3971	233	1378	S169	-4671	233
1229	S318	-2585	107	1279	S268	-3285	107	1329	S218	-3985	107	1379	S168	-4685	107
1230	S317	-2599	233	1280	S267	-3299	233	1330	S217	-3999	233	1380	S167	-4699	233
1231	S316	-2613	107	1281	S266	-3313	107	1331	S216	-4013	107	1381	S166	-4713	107
1232	S315	-2627	233	1282	S265	-3327	233	1332	S215	-4027	233	1382	S165	-4727	233
1233	S314	-2641	107	1283	S264	-3341	107	1333	S214	-4041	107	1383	S164	-4741	107
1234	S313	-2655	233	1284	S263	-3355	233	1334	S213	-4055	233	1384	S163	-4755	233
1235	S312	-2669	107	1285	S262	-3369	107	1335	S212	-4069	107	1385	S162	-4769	107
1236	S311	-2683	233	1286	S261	-3383	233	1336	S211	-4083	233	1386	S161	-4783	233
1237	S310	-2697	107	1287	S260	-3397	107	1337	S210	-4097	107	1387	S160	-4797	107
1238	S309	-2711	233	1288	S259	-3411	233	1338	S209	-4111	233	1388	S159	-4811	233
1239	S308	-2725	107	1289	S258	-3425	107	1339	S208	-4125	107	1389	S158	-4825	107
1240	S307	-2739	233	1290	S257	-3439	233	1340	S207	-4139	233	1390	S157	-4839	233
1241	S306	-2753	107	1291	S256	-3453	107	1341	S206	-4153	107	1391	S156	-4853	107
1242	S305	-2767	233	1292	S255	-3467	233	1342	S205	-4167	233	1392	S155	-4867	233
1243	S304	-2781	107	1293	S254	-3481	107	1343	S204	-4181	107		S154	-4881	107
1244		-2795	233		S253	-3495	233		S203	-4195	233		S153	-4895	233
1245	S302	-2809	107	1295	S252	-3509	107		S202	-4209	107	1395	S152	-4909	107
1246		-2823	233		S251	-3523	233		S201	-4223	233		S151	-4923	233
1247		-2837	107	-	S250	-3537	107		S200	-4237	107		S150	-4937	107
1248		-2851	233		S249	-3551	233		S199	-4251	233	-	S149	-4951	233
1249		-2865	107		S248	-3565	107		S198	-4265	107	-	S148	-4965	107
	S297	-2879	233		S247	-3579	233		S197	-4279	233		S147	-4979	233

Page 23 of 235 Version: 103



No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1401		-4993	107	1451	S96	-5693	107	1501	S46	-6393	107	_	G1	-7099	107
1402	S145	-5007	233	1452	S95	-5707	233	1502	S45	-6407	233	1552	G3	-7115	233
1403	S144	-5021	107	1453	S94	-5721	107	1503	S44	-6421	107	1553	G5	-7131	107
1404	S143	-5035	233	1454	S93	-5735	233	1504	S43	-6435	233	1554	G7	-7147	233
1405	S142	-5049	107	1455	S92	-5749	107	1505	S42	-6449	107	1555	G9	-7163	107
1406	S141	-5063	233	1456	S91	-5763	233	1506	S41	-6463	233	1556	G11	-7179	233
1407	S140	-5077	107	1457	S90	-5777	107	1507	S40	-6477	107	1557	G13	-7195	107
1408	S139	-5091	233	1458	S89	-5791	233	1508	S39	-6491	233	1558	G15	-7211	233
1409	S138	-5105	107	1459	S88	-5805	107	1509	S38	-6505	107	1559	G17	-7227	107
1410	S137	-5119	233	1460	S87	-5819	233	1510	S37	-6519	233	1560	G19	-7243	233
1411	S136	-5133	107	1461	S86	-5833	107	1511	S36	-6533	107	1561	G21	-7259	107
1412	S135	-5147	233	1462	S85	-5847	233	1512	S35	-6547	233	1562	G23	-7275	233
1413	S134	-5161	107	1463	S84	-5861	107	1513	S34	-6561	107	1563	G25	-7291	107
1414	S133	-5175	233	1464	S83	-5875	233	1514	S33	-6575	233	1564	G27	-7307	233
1415	S132	-5189	107	1465	S82	-5889	107	1515	S32	-6589	107	1565	G29	-7323	107
1416	S131	-5203	233	1466	S81	-5903	233	1516	S31	-6603	233	1566	G31	-7339	233
1417	S130	-5217	107	1467	S80	-5917	107	1517	S30	-6617	107	1567	G33	-7355	107
1418	S129	-5231	233	1468	S79	-5931	233	1518	S29	-6631	233	1568	G35	-7371	233
1419	S128	-5245	107	1469	S78	-5945	107	1519	S28	-6645	107	1569	G37	-7387	107
1420	S127	-5259	233	1470	S77	-5959	233	1520	S27	-6659	233	1570	G39	-7403	233
1421	S126	-5273	107	1471	S76	-5973	107	1521	S26	-6673	107	1571	G41	-7419	107
1422	S125	-5287	233	1472	S75	-5987	233	1522	S25	-6687	233	1572	G43	-7435	233
1423	S124	-5301	107	1473	S74	-6001	107	1523	S24	-6701	107	1573	G45	-7451	107
1424	S123	-5315	233	1474	S73	-6015	233	1524	S23	-6715	233	1574	G47	-7467	233
1425	S122	-5329	107	1475	S72	-6029	107	1525	S22	-6729	107	1575	G49	-7483	107
1426	S121	-5343	233	1476	S71	-6043	233	1526	S21	-6743	233	1576	G51	-7499	233
1427	S120	-5357	107	1477	S70	-6057	107	1527	S20	-6757	107	1577	G53	-7515	107
1428	S119	-5371	233	1478	S69	-6071	233	1528	S19	-6771	233	1578	G55	-7531	233
1429	S118	-5385	107	1479	S68	-6085	107	1529	S18	-6785	107	1579	G57	-7547	107
1430	S117	-5399	233	1480	S67	-6099	233	1530	S17	-6799	233	1580	G59	-7563	233
1431	S116	-5413	107	1481	S66	-6113	107	1531	S16	-6813	107	1581	G61	-7579	107
1432	S115	-5427	233	1482	S65	-6127	233	1532	S15	-6827	233	1582	G63	-7595	233
1433	S114	-5441	107	1483	S64	-6141	107	1533	S14	-6841	107	1583	G65	-7611	107
1434	S113	-5455	233	1484	S63	-6155	233	1534	S13	-6855	233	1584	G67	-7627	233
1435	S112	-5469	107	1485	S62	-6169	107	1535	S12	-6869	107	1585	G69	-7643	107
1436	S107	-5483	233	1486	S61	-6183	233	1536	S11	-6883	233	1586	G71	-7659	233
1437	S110	-5497	107	1487	S60	-6197	107	1537	S10	-6897	107	1587	G73	-7675	107
1438	S109	-5511	233	1488	S59	-6211	233	1538	S9	-6911	233	1588	G75	-7691	233
1439	S108	-5525	107	1489	S58	-6225	107	1539	S8	-6925	107	1589	G77	-7707	107
1440	S107	-5539	233	1490	S57	-6239	233	1540	S7	-6939	233	1590	G79	-7723	233
1441	S106	-5553	107	1491	S56	-6253	107	1541	S6	-6953	107	1591	G81	-7739	107
1442	S105	-5567	233	1492	S55	-6267	233	1542	S5	-6967	233	1592	G83	-7755	233
	S104	-5581	107	1493		-6281	107	1543		-6981	107	1593		-7771	107
1444		-5595	233	1494	S53	-6295	233	1544		-6995	233	1594		-7787	233
1445	S102	-5609	107	1495		-6309	107	1545	S2	-7009	107	1595	G89	-7803	107
1446		-5623	233	1496		-6323	233	1546		-7023	233	1596		-7819	233
	S100	-5637	107	1497		-6337	107		DUMMY	-7037	107	1597		-7835	107
1448		-5651	233	1498		-6351	233		DUMMY	-7051	233	1598		-7851	233
1449		-5665	107	1499		-6365	107		DUMMY	-7067	107	1599		-7867	107
1450		-5679	233	1500		-6379	233		DUMMY	-7083	233	1600		-7883	233

Page 24 of 235 Version: 103



No.	Pad name	Х	Υ	J
	G101	-7899	107	ŀ
	G103	-7915	233	ŀ
	G105	-7931	107	ŀ
	G107	-7947	233	ŀ
	G109	-7963	107	ŀ
	G107	-7979	233	┞
	G113	-7995	107	ŀ
	G115	-8011	233	ŀ
	G117	-8027	107	ŀ
	G119	-8043	233	┞
	G121	-8059	107	ŀ
	G123	-8075	233	ŀ
	G125			!
		-8091	107	ŀ
	G127	-8107	233	ŀŀ
	G129	-8123	107	ļ
	G131	-8139	233	
	G133	-8155	107	ļ
	G135	-8171	233	ļĻ
	G137	-8187	107	ļĻ
	G139	-8203	233	ļ
	G141	-8219	107	
1622	G143	-8235	233	L
1623	G145	-8251	107	
1624	G147	-8267	233	
1625	G149	-8283	107	
1626	G151	-8299	233	
1627	G153	-8315	107	
1628	G155	-8331	233	
1629	G157	-8347	107	
1630	G159	-8363	233	
1631	G161	-8379	107	
1632	G163	-8395	233	
1633	G165	-8411	107	
1634	G167	-8427	233	
1635	G169	-8443	107	
1636	G171	-8459	233	
	G173	-8475	107	
	G175	-8491	233	
	G177	-8507	107	
	G179	-8523	233	l
	G181	-8539	107	
	G183	-8555	233	
	G185	-8571	107	
	G187	-8587	233	
	G189	-8603	107	
	G191	-8619	233	
	G193	-8635	107	
	G195	-8651	233	
1049	G197	-8667	107	

1650 G199

-8683

233

	No.	Pad name	Χ	Υ
1	1651	G201	-8699	107
1	1652	G203	-8715	233
1	1653	G205	-8731	107
1	1654	G207	-8747	233
1	1655	G209	-8763	107
1	1656	G211	-8779	233
1	1657	G213	-8795	107
1	1658	G215	-8811	233
1	1659	G217	-8827	107
1	1660	G219	-8843	233
1	1661	G221	-8859	107
	1662	G223	-8875	233
1	1663	G225	-8891	107
1	1664	G233	-8907	233
1	1665	G229	-8923	107
ĺ	1666	G231	-8939	233
	1667	G233	-8955	107
ĺ	1668	G235	-8971	233
1	1669	G237	-8987	107
	1670	G239	-9003	233
Ī	1671	DUMMY	-9019	107
]	1672	DUMMY	-9035	233


Alignment mark	Х	Υ
A1	-9200	225
A2	9200	225

Page 25 of 235 Version: 103





BUMP Size



Page 26 of 235 Version: 103





6. Block Function Description

MCU System Interface

ILI9342C provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IMAG	IMO	11.44	IMO	MOLL Interfere Made	Pins ir	ı use
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM
0	1	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]
0	1	1	0	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]
0	1	0	1	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]
0	1	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]
1	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT	
1	1	1	1	4-wire 8-bit data serial interface I	SDA: Ir	n/OUT
0	0	1	0	80 MCU 16-bit bus interface Ⅱ	D[8:1]	D[17:10] D[8:1]
0	0	0	0	80 MCU 8-bit bus interface II	D[17:10]	D[17:10],
0	0	1	1	80 MCU 18-bit bus interface Ⅱ	D[8:1]	D[17:0]
0	0	0	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]

In 8080- I /8080- II series parallel interface, the registers are accessed by the D[17:0] data pins.

	8080- I	Series			8080- II	Operation		
CSX	D/CX	RDX	WRX	CSX	D/CX	RDX	WRX	
"L"	"L"	"H"		"L"	"L"	"H"		Write command
"L"	"H"		"H"	"L"	"H"		"H"	Read parameter
"L"	"H"	"H"		"L"	"H"	"H"		Write parameter

Parallel RGB Interface

ILI9342C also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 320(RGB) x240 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9342C can display maximum 262,144 colors.

Page 27 of 235 Version: 103





Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as DDVDH, DDVDL, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9342C incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 960-output source driver (S1~S960), 240-output gate driver (G1~G240), and VCOM signal.

Page 28 of 235 Version: 103





7. Function Description

7.1. MCU interfaces

ILI9342C provides the 8-/9-/16-/18-bit parallel system interface for 8080- I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

11.40	IMO IMO		11.40	MOLL lost of a a Martin	DB Pin in use			
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM		
0	1	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]		
0	1	1	0	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]		
0	1	0	1	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]		
0	1	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]		
1	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT			
1	1	1	1	4-wire 8-bit data serial interface I	SDA: In/OUT			
0	0	1	0	80 MCU 16-bit bus interface Ⅱ	D[8:1]	D[17:10] D[8:1]		
0	0	0	0	80 MCU 8-bit bus interface Ⅱ	D[17:10]	D[17:10],		
0	0	1	1	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]		
0	0	0	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]		

Page 29 of 235 Version: 103





7.1.2. 8080- I Series Parallel Interface

ILI9342C can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9342C chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9342C latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. Interface bus width can be selected by IM [3:0] bits.

The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
			8080 MCU 8-bit bus interface	"L"		"H"	"L"	Write command code.	
				"L"	"H"		"H"	Read internal status.	
0	1	0	0	6000 MCO 6-bit bus interface 1	"L"	<u></u>	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
				"L"		"H"	"L"	Write command code.	
				8080 MCU 16-bit bus interface I	"L"	"H"		"H"	Read internal status.
0	1	1	0		"L"		"H"	"H"	Write parameter or display data.
				"L"	"H"	ſ	"H"	Reads parameter or display data.	
			1	8080 MCU 9-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
0	1	0			"L"	$ \downarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
	0 1 1				"L"		"H"	"L"	Write command code.
				1 8080 MCU 18-bit bus interface I	"L"	"H"		"H"	Read internal status.
0		1	1 8080 MCC		"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.

Page 30 of 235 Version: 103







7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)



Page 31 of 235 Version: 103







7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

Page 32 of 235 Version: 103





7.1.5. 8080- π Parallel Interface

ILI9342C can be accessed via 8-/9-/16-/18-bit MCU 8080-II series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9342C chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9342C latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. Interface bus width can be selected by IM [3:0] bits.

The selection of 8080- II series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
				"L"	\vdash	"H"	"L"	Write command code.	
				"L"	"H"		"H"	Read internal status.	
0	0	1	0	8080 MCU 16-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	<u> </u>	"H"	Reads parameter or display data.
					"L"	$ \leftarrow $	"H"	"L"	Write command code.
			•	8080 MCU 8-bit bus interface II	"L"	"H"	$ \leftarrow $	"H"	Read internal status.
0	0	0	0		"L"	\vdash	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
			1		"L"		"H"	"L"	Write command code.
				8080 MCU 18-bit bus interface II	"L"	"H"		"H"	Read internal status.
0	0	1			"L"	$ \leftarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
	0 0 0				"L"		"H"	"L"	Write command code.
			0 1	1 8080 MCU 9-bit bus interface II	"L"	"H"		"H"	Read internal status.
		0			"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.

Page 33 of 235 Version: 103







7.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- II MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)



Page 34 of 235 Version: 103







7.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- II MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

Page 35 of 235 Version: 103





7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.


IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
1	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
1	1	1	1	4-line serial interface	"L"	'H/L"	ſ	Read/Write command, parameter or display data.

ILI9342C supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9342C. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

7.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to ILI9342C. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to ILI9342C and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.




Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9342C on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.

Page 36 of 235 Version: 103







Page 37 of 235 Version: 103






7.1.10. Read Cycle Sequence


The read mode of interface means that the host reads register's parameter or display data from ILI9342C. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9342C latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

The host read the n-th parameter of the level 2 command by SPI interface need set additional command RD9h at first. Only the first 8-bit parameter will be read out by the serial interface protocol at a time and it will be necessary set RD9h command again for another ordinal number parameter.

3-wire Serial Interface Protocol








Page 38 of 235 Version: 103







3-line Serial Protocol (for RDDST command: 32-bit read)




Page 39 of 235 Version: 103






4-wire Serial Interface Protocol


4-line Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8- bit read)



4-line Serial Protocol (for RDDID command24-bit read)



4- line Serial Protocol (for RDDST command32- bit read)




Page 40 of 235 Version: 103






Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.

Page 41 of 235 Version: 103





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.



Page 42 of 235 Version: 103






7.1.11. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9342C will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter




Page 43 of 235 Version: 103






7.1.12. Serial Interface Pause (3_wire)



7.1.13. Parallel Interface Pause



Page 44 of 235 Version: 103






7.1.14. Data Transfer Mode

ILI9342C can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.15. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.16. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

Page 45 of 235 Version: 103





7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9342C has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

ILI9342C supports several pixel formats that can be selected by DPI [2:0] bits of "Pixel Format Set (3Ah)" and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM	1[1:0]	RIM	[DPI[2:0)]	RGB Interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK, DB[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK, DB[15:0]
1	0	1	1	1	0	6-bit RGB interface (262K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, DB[5:0]
1	0	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, DB[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, DB[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	SYNC Mode In SYNC mode, DE signal is	VSYNC, HSYNC, DOTCLK, DB[15:0]
1	1	1	1	1	0	6-bit RGB interface (262K colors)	ignored; blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, DB[5:0]
1	1	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, DB[5:0]

18- bit data bus interface(D[17:0] is used) , DP[2:0] = 110, and RIM=0

D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

18- bit data bus interface(D[17:0] is used) , DP[2:0] = 110, and RIM=0

D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

18- bit data bus interface(D[17:0] is used) , DP[2:0] = 110, and RIM=0

16- bit data bus interface (D[15:0] is used) , DPI[2:0] = 101, and RIM=0

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

16 bpp Frame Memory Write R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0]

The LSB data of red/ blue color depends on the EPF[1:0] setting

6- bit data bus interface (D[5:0] is used) , DPI[2:0] = 110, and RIM=1

D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0

18 pp Frame Memory Write R[5] R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[5] B[4] B[3] B[2] B[1] B[0]

6- bit data bus interface(D[5:0] is used) , DP[2:0] = 101, and RIM=1

D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0 D5 D4 D3 D2 D1 D0

16bpp Frame Memory Write R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0]

The LSB data of red/blue color depends on the EPF[1:0] setting

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. The DOTCLK cannot be used as continues internal

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 46 of 235 Version: 103






clock for other functions of the display module. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Back Porch(By pass mode)*	HBP(BP)		58	68	200	DOTCLK
Horizontal Address	HAdr		-	320	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	240	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Note1: HBP setting need to 3 times in RGB 6/6/6 by pass mode. It can set HBP[0:6] in RB5h.

Page 47 of 235 Version: 103





Version: 103

Typical values are setting example when used with panel resolution 320 x 240 (LQVGA), clock frequency 6.35MHz and frame frequency about 70Hz.

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

(Number of PCLK per 1 line) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIV [5:0]: Number of DOTCLK during internal clock PCLKD's high / low period. In units of 1 clock.

PCDIV specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 615KHz is the smallest. Set PCDIV follow the restriction (Number of PCLK in 1H) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV.

<u>Setting Example:</u> To set frame frequency to 70Hz:

Internal Clock

```
Internal Oscillation Clock: 615KHz DIV[1:0] = 2'h0 (x 1/1) RTN[4:0] = 5'h1b (27 clocks) FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h1D (240 lines)
```

Frame Rate → 70.30Hz

DOTCLK

```
HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

70Hz x (2 + 240 + 2) lines x (10 + 20 + 320 + 10) clocks = 6.35MHz

DOTCLK frequency = 6.15MHz


6.35 MHz / 615KHz = 10.32 \square Set PCDIV so that PCLK is divided by 10. external fosc = 6.35 MHz / 10 = 635KHz

PCDIV = [ 6.35MHz / 635KHz) / 2 ] - 1 = 4

PCDIV[5:0] = 6'h04 (10 DOTCLK)
```

Page 48 of 235






Page 49 of 235 Version: 103






7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time



Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.


Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.

Page 50 of 235 Version: 103






The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time



Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.

Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.


Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.

Page 51 of 235 Version: 103




VSYNC Interface

ILI9342C supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".




In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.



Page 52 of 235 Version: 103







The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\textit{Minimum RAM write speed [Hz]} > \frac{320 \times DisplayLines(NL)}{[BackPorch(VBP) + DisplayLines(NL) - margins] \times Clocks \ per \ line \times (1/fosc)}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 320 RGB × 240 lines Lines: 240 lines (NL = 111101)

Back porch: 2 lines (VBP = 0000010) Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz Frequency fluctuation: 10%

Page 53 of 235

Version: 103





Internal oscillator clock (fosc.) [Hz] = $70 \times [240+2+2] \times 27$ clocks $\times (1.1/0.9) = 748$ KHz

When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with ±10% margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

Minimum speed for RAM writing [Hz] > $320 \times 240 \times 748 \text{K} / [(2 + 240 - 2) \text{lines} \times 27 \text{clocks}] = 6.65 \text{ MHz}$

The above theoretical value is calculated based on the premise that the ILI9342C starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.65MHz or more will guarantee the completion of GRAM write operation before the ILI9342C starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.


Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.

Page 54 of 235 Version: 103







Page 55 of 235 Version: 103







7.3. Color Depth Conversion Look Up Table

When ILI9342C operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit) 16-bit/pixel –mode 65,536 colors	R output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	$R_{195} R_{194} R_{193} R_{192} R_{191} R_{190}$	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	$R_{215}R_{214}R_{213}R_{212}R_{211}R_{210}$	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	$R_{315}R_{314}R_{313}R_{312}R_{311}R_{310}$	32

Page 56 of 235 Version: 103



G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
000001	G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀	34
000010	$G_{025}G_{024}G_{023}G_{022}G_{021}G_{020}$	35
000011	$G_{035}G_{034}G_{033}G_{032}G_{031}G_{030}$	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀	38
000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
000111	G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀	44
001100	G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀	45
001101	G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀	48
010000	G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀	49
010001	G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀	50
010010	G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀	51
010011	$G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	52
010100	$G_{205} G_{204} G_{203} G_{202} G_{201} G_{200}$	53
010101	$G_{215}G_{214}G_{213}G_{212}G_{211}G_{210}$	54
010110	$G_{225} G_{224} G_{223} G_{222} G_{221} G_{220}$	55
010111	G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀	56
011000	G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀	57
011001	$G_{255} G_{254} G_{253} G_{252} G_{251} G_{250}$	58
011010	G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀	59
011011	G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀	64
100000	G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66

Page 57 of 235 Version: 103





G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	G ₅₁₅ G ₅₁₄ G ₅₁₃ G ₅₁₂ G ₅₁₁ G ₅₁₀	84
110100	G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀	85
110101	G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀	94
111110	G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀	95
111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96

Page 58 of 235 Version: 103





B input (5-bit) 16-bit/pixel –mode 65,536 colors	B output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128


Page 59 of 235 Version: 103





7.4. Display Data RAM (DDRAM)

ILI9342C has an integrated 320x240x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 320xRGBx240 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.



Page 60 of 235 Version: 103






7.5. Display Data Format

ILI9342C supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].


7.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of ILI9342C can be used by setting external pin as IM [3:0] to "1101" for serial interface. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.




- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Page 61 of 235 Version: 103



18 bit/ pixel color order (R:6-bit, G:6-bit, B:6-bit), 262, 144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".

Read data through 3-line SPI mode RESX IM[3:0]=1101 Host CSX SCL High-Z SDA R2Eh High-Z SDA 1-Pixel data 9 Dummy Clock Read Data format as below

Note 1: '-'= Don't care -Can be set "0" or "1".


Page 62 of 235 Version: 103






7.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9342C can be used by setting external pin as IM [3:0] to "1111" for serial interface. The shown figure is the example of 4-line SPI interface.



In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.




- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Page 63 of 235 Version: 103






18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Read data through 4-line SPI mode



Note 1: '-'= Don't care - Can be set "0" or "1".


Page 64 of 235 Version: 103





7.5.3. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of ILI9342C can be used by setting external pin as IM [3:0] to "0100". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".


Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D7	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D1	C1						
D0	C0						

Page 65 of 235 Version: 103





The 8080- Π system 8-bit parallel bus interface of ILI9342C can be used by settings as IM [3:0] ="0000". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D13	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D12	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7	0R5	0G5	0B5	 239R5	239G5	
D16	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	 239R3	239G3	
D14	C4	0R2	0G2	0B2	 239R2	239G2	
D13	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	 239R0	239G0	
D11	C1						
D10	C0						


Page 66 of 235 Version: 103





7.5.4. 9-bit Parallel MCU Interface

The 8080- I system 9-bit parallel bus interface of ILI9342C can be selected by setting hardware pin IM [3:0] to "0101". The following shown figure is the example of interface with 8080- I MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8									
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	
D2	C2	0G5		1G5	1B2	 238G5		239G5	
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8		0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D5	C5	0R2		1R2	1B5	 238R2		239R2	
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	
D2	C2	0G5		1G5	1B2	 238G5		239G5	
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

Page 67 of 235 Version: 103






MDT[1:0]="01"

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D8							
D7	C7	0R5	0G5		 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3		 239R3	239G3	239B3
D4	C4	0R2	0G2		 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0		 239R0	239G0	239B0
D1	C1						
D0	C0						

The 8080- Π system 9-bit parallel bus interface of ILI9342C can be selected by setting hardware pin IM [3:0] to "0001". The following shown figure is the example of interface with 8080- Π MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7								
D16	C6	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D15	C5	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D14	C4	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0		239R0	
D11	C1	0G5		1G5	1B2	 238G5		239G5	
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

Page 68 of 235 Version: 103





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D14	C4	0R2		1R2	1B5	 238R2		239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0		239R0	
D11	C1	0G5		1G5	1B2	 238G5		239G5	
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3		1G3	1B0	 238G3		239G3	

MDT[1:0]="01"

:[:::0]	=						
Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7						
D16	C6	0R5	0G5		 239R5	239G5	239B5
D15	C5	0R4	0G4	0B4	 239R4	239G4	239B4
D14	C4	0R3	0G3		 239R3	239G3	239B3
D13	C3	0R2	0G2		 239R2	239G2	239B2
D12	C2	0R1	0G1	0B1	 239R1	239G1	239B1
D11	C1	0R0	0G0		 239R0	239G0	239B0
D10	C0						
D9							


Page 69 of 235 Version: 103





7.5.5. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of ILI9342C can be selected by setting hardware pin IM[3:0] to "0110". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3				239B3
D2	C2		1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0

Page 70 of 235 Version: 103





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D15		0R5		1G5	 238R5		239G5
D14		0R4	0B4	1G4	 238R4	238B4	239G4
D13		0R3		1G3	 238R3		239G3
D12		0R2		1G2	 238R2		239G2
D11		0R1	0B1	1G1	 238R1	238B1	239G1
D10		0R0		1G0	 238R0		239G0
D9							
D8							
D7	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D1	C1						
D0	C0						

MDT[1:0]="01"

[] -	-								
Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5		1R5	1B5	 238R5		239R5	239B5
D14		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D13		0R3		1R3	1B3	 238R3		239R3	239B3
D12		0R2		1R2	1B2	 238R2		239R2	239B2
D11		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D10		0R0		1R0	1B0	 238R0		239R0	239B0
D9									
D8									
D7	C7	0G5		1G5		 238G5		239G5	
D6	C6	0G4		1G4		 238G4		239G4	
D5	C5	0G3		1G3		 238G3		239G3	
D4	C4	0G2		1G2		 238G2		239G2	
D3	C3	0G1		1G1		 238G1		239G1	
D2	C2	0G0		1G0		 238G0		239G0	
D1	C1								
D0	C0								

Page 71 of 235 Version: 103





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D14		0R4		1R4	1B0	 238R4		239R4	239B0
D13		0R3		1R3		 238R3		239R3	
D12		0R2		1R2		 238R2		239R2	
D11		0R1		1R1		 238R1		239R1	
D10		0R0		1R0		 238R0		239R0	
D9		0G5		1G5		 238G5		239G5	
D8		0G4		1G4		 238G4		239G4	
D7	C7	0G3		1G3		 238G3		239G3	
D6	C6	0G2		1G2		 238G2		239G2	
D5	C5	0G1		1G1		 238G1		239G1	
D4	C4	0G0		1G0		 238G0		239G0	
D3	C3			1B5				239B5	
D2	C2	0B4		1B4		 238B4		239B4	
D1	C1			1B3				239B3	
D0	C0	0B2		1B2		 238B2		239B2	

MDT[1:0]="11"


Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15			0R3		1R3		238R3		239R3
D14			0R2		1R2		238R2		239R2
D13			0R1		1R1		238R1		239R1
D12			0R0		1R0		238R0		239R0
D11			0G5		1G5		238G5		239G5
D10			0G4		1G4		238G4		239G4
D9			0G3		1G3		238G3		239G3
D8			0G2		1G2		238G2		239G2
D7	C7		0G1		1G1		238G1		239G1
D6	C6		0G0		1G0		238G0		239G0
D5	C5				1B5				239B5
D4	C4		0B4		1B4		238B4		239B4
D3	C3				1B3				239B3
D2	C2				1B2				239B2
D1	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0

Page 72 of 235 Version: 103





The 8080- Π system 16-bit parallel bus interface of ILI9342C can be selected by settings IM [3:0] ="0010". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R4	1R4	2R4	 237R4	238R4	239R4
D16		0R3	1R3	2R3	 237R3	238R3	239R3
D15		0R2	1R2	2R2	 237R2	238R2	239R2
D14		0R1	1R1	2R1	 237R1	238R1	239R1
D13		0R0	1R0	2R0	 237R0	238R0	239R0
D12		0G5	1G5	2G5	 237G5	238G5	239G5
D11		0G4	1G4	2G4	 237G4	238G4	239G4
D10		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	237B4	238B4	239B4
D4	C3	0B3	1B3				239B3
D3	C2	0B2	1B2				239B2
D2	C1	0B1	1B1	2B1	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	 237B0	238B0	239B0

Page 73 of 235 Version: 103





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D17		0R5		1G5	 238R5		239G5
D16		0R4	0B4	1G4	 238R4	238B4	239G4
D15		0R3		1G3	 238R3		239G3
D14		0R2		1G2	 238R2		239G2
D13		0R1	0B1	1G1	 238R1	238B1	239G1
D12		0R0		1G0	 238R0		239G0
D11							
D10							
D8	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D4	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D2	C1						
D1	C0						

MDT[1:0]="01"

[] -	-								
Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5		1R5	1B5	 238R5		239R5	239B5
D16		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D15		0R3		1R3	1B3	 238R3		239R3	239B3
D14		0R2		1R2	1B2	 238R2		239R2	239B2
D13		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D12		0R0		1R0	1B0	 238R0		239R0	239B0
D11									
D10									
D8	C7	0G5		1G5		 238G5		239G5	
D7	C6	0G4		1G4		 238G4		239G4	
D6	C5	0G3		1G3		 238G3		239G3	
D5	C4	0G2		1G2		 238G2		239G2	
D4	C3	0G1		1G1		 238G1		239G1	
D3	C2	0G0		1G0		 238G0		239G0	
D2	C1		·						
D1	C0								

Page 74 of 235 Version: 103





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D16		0R4		1R4	1B0	 238R4		239R4	239B0
D15		0R3		1R3		 238R3		239R3	
D14		0R2		1R2		 238R2		239R2	
D13		0R1		1R1		 238R1		239R1	
D12		0R0		1R0		 238R0		239R0	
D11		0G5		1G5		 238G5		239G5	
D10		0G4		1G4		 238G4		239G4	
D8	C7	0G3		1G3		 238G3		239G3	
D7	C6	0G2		1G2		 238G2		239G2	
D6	C5	0G1		1G1		 238G1		239G1	
D5	C4	0G0		1G0		 238G0		239G0	
D4	C3			1B5				239B5	
D3	C2	0B4		1B4		 238B4		239B4	
D2	C1			1B3				239B3	
D1	C0	0B2		1B2		 238B2		239B2	

MDT[1:0]="11"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17			0R3		1R3		238R3		239R3
D16			0R2		1R2		238R2		239R2
D15			0R1		1R1		238R1		239R1
D14			0R0		1R0		238R0		239R0
D13			0G5		1G5		238G5		239G5
D12			0G4		1G4		238G4		239G4
D11			0G3		1G3		238G3		239G3
D10			0G2		1G2		238G2		239G2
D8	C7		0G1		1G1		238G1		239G1
D7	C6		0G0		1G0		238G0		239G0
D6	C5				1B5				239B5
D5	C4		0B4		1B4		238B4		239B4
D4	C3				1B3				239B3
D3	C2				1B2				239B2
D2	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0


Page 75 of 235 Version: 103





7.5.6. 18-bit Parallel MCU Interface

The 8080- I system 18-bit parallel bus interface of ILI9342C can be selected by setting hardware pin IM[3:0] to "0111". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3		238	239	240
D/CX	0	1	1	1		1	1	1
D17								
D16								
D15		0R4	1R4	2R4		237R4	238R4	239R4
D14		0R3	1R3	2R3		237R3	238R3	239R3
D13		0R2	1R2	2R2		237R2	238R2	239R2
D12		0R1	1R1	2R1		237R1	238R1	239R1
D11		0R0	1R0	2R0		237R0	238R0	239R0
D10		0G5	1G5	2G5		237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8		0G3	1G3	2G3		237G3	238G3	239G3
D7	C7	0G2	1G2	2G2		237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	:	237G1	238G1	239G1
D5	C5	0G0	1G0	2G0		237G0	238G0	239G0
D4	C4	0B4	1B4	2B4		237B4	238B4	239B4
D3	C3		1B3					239B3
D2	C2		1B2					239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	C0		1B0					239B0

Page 76 of 235 Version: 103





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".


Count	0	1	2	3		238	239	240
D/CX	0	1	1	1		1	1	1
D17		0R5	1R5	2R5		237R5	238R5	239R5
D16		0R4	1R4	2R4		237R4	238R4	239R4
D15		0R3	1R3	2R3		237R3	238R3	239R3
D14		0R2	1R2	2R2		237R2	238R2	239R2
D13		0R1	1R1	2R1		237R1	238R1	239R1
D12		0R0	1R0	2R0		237R0	238R0	239R0
D11		0G5	1G5	2G5	:	237G5	238G5	239G5
D10		0G4	1G4	2G4		237G4	238G4	239G4
D9		0G3	1G3	2G3		237G3	238G3	239G3
D8		0G2	1G2	2G2	:	237G2	238G2	239G2
D7	C7	0G1	1G1	2G1		237G1	238G1	239G1
D6	C6	0G0	1G0	2G0		237G0	238G0	239G0
D5	C5		1B5					239B5
D4	C4	0B4	1B4	2B4		237B4	238B4	239B4
D3	C3		1B3					239B3
D2	C2		1B2					239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	C0		1B0					239B0

Page 77 of 235 Version: 103





The 8080- Π system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="0011". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	 237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2	0B3	1B3				239B3
D2	C1	0B2	1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0		0B0	1B0	2B0	 237B0	238B0	239B0

Page 78 of 235 Version: 103





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4		1B5				239B5
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2		1B3				239B3
D2	C1		1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0				239B0

Page 79 of 235 Version: 103







7.5.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)



262K color: 18-bit/pixel (RGB 6-6-6 bits input)




ILI9342C has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.

Page 80 of 235 Version: 103







The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.


Page 81 of 235 Version: 103






7.5.8. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [15:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via (D [15:0]) according to the VFP/VBP and HFP/HBP settings. The unused D17 and D16 pins must be connected to DGND for ensure normally operation. Registers can be set by the SPI system interface.



7.5.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.



Page 82 of 235 Version: 103







8. Command

8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	↑	XX	0	0	0	0	0	0	0	1	01h
Contward Product	0	1	1	XX	0	0	0	0	0	1	0	0	04h
	1	<u>·</u>	1	XX	X	Х	X	X	X	X	X	X	XX
Read Display Identification	1	<u> </u>	1	XX				ID1 [E3
Information	1	<u> </u>	1	XX				ID2 [00
	1	<u> </u>	1	XX				ID3 [00
	0	1	· ↑	XX	0	0	0	0	1	0	0	1	09h
	1	<u> </u>	1	XX	X	X	X	X	X	X	Х	X	XX
	1	<u> </u>	1	XX				[31:25]				X	00
Read Display Status	1	<u> </u>	1	XX	Х		D [22:20			D [1	9:16]		61
	1	<u> </u>	1	XX	X	Х	X	Х	Х		D [10:8]		00
	1	1	1	XX		D [7:5]		X	X	Х	X	Х	00
	0	1	↑	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1		1	XX	X	X	X	X	X	X	Х	X	XX
ricad Display i ower wode	1	<u> </u>	1	XX			D [7	•			0	0	08
	0	1	↑	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	<u> </u>	1	XX	X	X	X	X	Х	X	Х	X	XX
ricad Biopidy WindBorz	1	<u> </u>	1	XX			D [7		Λ		0	0	00
	0	1	· ↑	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
ricad Biopidy Fixer Format	1	<u> </u>	1	XX	X		DPI [2:0]		X	1	DBI [2:0]		06
	0	1	· ↑	XX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Format	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
ricad Display image i offiat	1	<u> </u>	1	XX	X	X	X	X	X		D [2:0]		00
	0	1	↑	XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	<u>·</u>	1	XX	X	X	X	X	X	Х	Х	X	XX
ricad Biopiay Oighar Mode	1	<u> </u>	1	XX			D [7	•			0	0	00
	0	1	_ .	XX	0	0	0	0	1	1	1	1	0Fh
Read Display Self-Diagnostic	1	<u>.</u>	1	XX	X	X	X	Х	Х	X	X	X	XX
Result	1	<u> </u>	1	XX	D [7		X	X	X	X	X	X	00
Enter Sleep Mode	0	1	↑	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	<u> </u>	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	↑	XX	0	0	1	0	0	0	0	1	21h
Biopiay inversion on	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Gamma Set	1	1	1	XX	Ů	Ŭ	<u> </u>	GC [l	· ·	· ·	U	01
Display OFF	0	1	<u> </u>	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1		XX	0	0	1	0	1	0	0	1	29h
Display ON	0	1	→	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	<u> </u>	XX				SC [1	l			- 0	XX
Column Address Set	1	1	→	XX				SC [1					XX
Odiumin Address Oct	1	1	<u> </u>	XX	1			EC [1					XX
	1	1	<u> </u>	XX	1			EC [XX
	0	1	→	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	<u> </u>	XX	, J	1 0	<u> </u>	SP [1		ı u		1	XX
Page Address Set	1	1	<u> </u>	XX									XX
raye Address set	1	1		XX				SP [7 EP [1					XX
	1	1		XX				EP [7					XX
	<u> </u>			^^	I			בר [.	.0]				_ ^^

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 83 of 235 Version: 103





				VV								_	001
Memory Write	0	1	Ĩ	XX	0	0	1	0	1	1	0	0	2Ch
	1	1		VV				[17:0]			0	1	XX
	0	1	<u></u>	XX	0	0	1	0	1	1	0	1	2Dh XX
	1	1	<u></u>	XX					00 [5:0]				
	1	1	1	XX					nn [5:0]				XX
	1	1	1	XX					31 [5:0]				XX
Color SET	1	1	1	XX					00 [5:0]				XX
	1	1	1	XX					nn [5:0]				XX
	1	1	1	XX					63 [5:0]				XX
	1	1		XX					00 [5:0]				XX
	1	1	1	XX					nn [5:0]				XX
	1	1		XX	_	_	Ι.		31 [5:0]			_	XX
	0	1		XX	0	0	1	0	1	1	1	0	2Eh
Memory Read	1	1	1	XX	Х	Χ	X	X	Х	Х	X	Х	XX
	1	1	1			1		[17:0]		1			XX
	0	1		XX	0	0	1	1	0	0	0	0	30h
	1	1		XX					R [15:8]				00
Partial Area	1	1	1	XX					R [7:0]				00
	1	1		XX					R [15:8]				00
	1	1		XX	_	_	Ι.		R [7:0]	_		Ι	EF
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
	1	1		XX					A [15:8]				00
	1	1		XX					A [7:0]				00
Vertical Scrolling Definition	1	1		XX	VSA [15:8]							00	
	1	1		XX					SA [7:0]				F0
	1	1		XX					A [15:8]				00
,	1	1	1	XX	_	_	Ι.		A [7:0]			_	00
Tearing Effect Line OFF	0	1		XX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1		XX	0	0	1	1	0	1	0	1	35h
	1	1		XX	X	X	X	X	X	X	X	M	00
Memory Access Control	0	1		XX	0	0	1	1	0	1	1	0	36h
	1	1	1	XX	MY	MX	MV	ML	BGR	MH	Х	Х	00
	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1		XX					P [15:8]				00
	1	1		XX	_		1 .		SP [7:0]				00
Idle Mode OFF	0	1		XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1		XX	0	0	1	1	1	0	0	1	39h
Pixel Format Set	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
	1	1	1	XX	Х		DPI [2:0		X		DBI [2:0		66
0.17 5 "	0	1		XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1		XX	Х	Х	X	Х	X	Х	Х	STS [8]	00
	1	1		XX					rs [7:0]		1 -	Ι.	00
	0	1		XX	0	1	0	0	0	1	0	1	45h
Get Scanline	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX	Х	Χ	Χ	Х	X	Х	GTS [9]	GTS [8]	
	1	1	1	XX					ΓS [7:0]	_			00
Write Display Brightness	0	1	1	XX	0	1	0	1	0	0	0	1	51h
, , , , , , ,	1	1	1	XX				DE	3V [7:0]				00

Page 84 of 235 Version: 103





	_			V/V				1	0	0	1	0	52h
B 18: 1 B: 1:	0	1	1	XX	0 X	1 X	0 X	X	X	X	X	X	XX
Read Display Brightness	1	1	1	XX	^	^	^			^	^	_ ^	-
	-	1	1	XX					7 [7:0]	Ι ο	T 4		00
Write CTRL Display	0	1	1	XX	0	1	0	1	0	0	1	1	53h
	1	1	1	XX	Х	Х	BCTRL	X	DD	BL	X	X	00
D 107D1 D1 1	0	1	1	XX	0	1	0	1	0	1	0	0	54h
Read CTRL Display	1	1	1	XX	Χ	Х	Χ	Х	Х	Х	Х	Х	XX
	1	1	1	XX	Χ	Х	BCTRL	X	DD	BL	X	X	00
Write Content Adaptive	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Brightness Control	1	1	1	XX	Х	Х	Х	X	Х	Х	+	1:0]	00
Read Content Adaptive	0	1	1	XX	0	1	0	1	0	1	1	0	56h
Brightness Control	1	1	1	XX	Х	Х	Х	Х	Х	Х	X	Х	XX
	1	1	1	XX	Х	Х	Х	Х	X	Х	1	1:0]	00
Write CABC Minimum	0	1	1	XX	0	0 1 0 1 1 1 1				1	0	5Eh	
Brightness	1	1	1	XX				CME	[7:0]	1			00
Read CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh
Brightness	1	1	1	XX	Χ	Х	X	Х	X	X	X	Х	XX
	1	1	1	XX		1		CME	[7:0]				00
Read Automatic	0	1	1	XX	0	1	1	0	1	0	0	0	68H
Brightness Control	1	1	1	XX	Х	Х	Χ	Χ	X	Х	Х	Х	XX
Self-Diagnostic Result	1	1	1	XX	D7	D6	Х	Χ	X	Х	Х	Х	00
	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Χ	Χ	Χ	Χ	Х	X	X	X	XX
	1	1	1	XX			Modu	ıle's Maı	nufacture	e [7:0]			E3
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Χ	Х	Х	Х	Χ	Χ	Χ	XX
	1	1	1	XX			LCD Mo	dule / Di	river Ver	sion [7:0]		XX
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Χ	Х	Χ	Х	Χ	Χ	Χ	XX
	1	1	1	XX			LCD	Module /	Driver II	D [7:0]			XX

Extended Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Signal Control	1	1	1	XX	ByPass_MODE	RCM	[1:0]	Χ	VSPL	HSPL	DPL	EPL	40
Fuerra Cambuel	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
Frame Control	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Х	DIVA	[1:0]	00
(In Normal Mode)	1	1	1	XX	Χ	Χ	Χ		F	RTNA [4:0	0]		1C
Fuerra Cambuel	0	1	1	XX	1	0	1	1	0	0	1	0	B2h
Frame Control	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Х	DIVE	B [1:0]	00
(In Idle Mode)	1	1	1	XX	Χ	Χ	Χ		F	RTNB [4:0	0]		1C
France Constant	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
Frame Control	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Х	DIVC	[1:0]	00
(In Partial Mode)	1	1	1	XX	Χ	Χ	Χ		B	TNC [4:	0]		1C
Disales Inscrine Control	0	1	1	XX	1	0	1	1	0	1	0	0	B4h
Display Inversion Control	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Х	DIN	/[1:0]	00
	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
	1	1	1	XX	0				VFP [6:	0]			02
Blanking Porch Control	1	1	1	XX	0				VBP [6:	:0]			02
	1	1	1	XX	0				HFP [6:	:0]			0A
	1	1	↑	XX	0				HBP [6:	:0]			14

Display Function Control	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h
--------------------------	---	---	----------	----	---	---	---	---	---	---	---	---	-----

Page 85 of 235 Version: 103





I	Ì.	1.	۱ .	l	İ	1	1	l	l				
	1	1	1	XX	X	X	X	X	PTG	i [1:0]	PT [1	[0:	0A
	1	1		XX	REV	GS	SS	SM	N.I		C [3:0]		80 1D
	1	1	<u> </u>	XX	X	X				L [5:0] DIV [5:0]	<u> </u>		04
	0	1	^	XX	1	0	1	1	0	1	1	1	B7h
Entry Mode Set	1	1	^	XX	X	X	X	X	X	GON	DTE	GAS	07
	0	1	1	XX	1	0	1	1	1	0	0	0	B8h
Backlight Control 1	1	1	1	XX	Х	Х	Х	Х	Х	Χ	Х	Χ	XX
_	1	1	1	XX	Х	Х	Х	Х		TH_	UI [3:0]		0B
	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Backlight Control 2	1	1	1	XX	Х	X	Χ	Χ	Χ	Χ	Χ	Χ	XX
	1	1	1	XX		TH_MV [3	3:0]	1		TH_	ST [3:0]	ı	BB
	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Backlight Control 3	1	1	1	XX	Х	Х	Χ	Х	Х	Χ	Х	Χ	XX
	1	1	1	XX	Х	Х	Х	Х		-	_UI [3:0]	l	04
	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Backlight Control 4	1	1	↑ ↑	XX	X	X	X	Χ	Х	X	X	Χ	XX
	1	1		XX		TH_MV [_			_ST [3:0]		A8
Dooldight Control F	0	1	<u> </u>	XX	1	0 X	1 X	1 X	1	1 X	0 X	0 X	BCh
Backlight Control 5	1	1	<u> </u>	XX	X	DIM2 [3:		_ ^	X		DIM1 [2:0]		43
	0	1	<u> </u>	XX	1	0	1	1	1	1	0	1	BDh
Backlight Control 6					'	0		<u>'</u>		1	0	LEDPW	ווטט
Buoking Int Control C	1	1	1	XX						LEDONR	LEDONPOL	MOPL	00
	0	1	1	XX	1	0	1	1	1	1	1	0	BEh
Backlight Control 7	1	1	1	XX				PWM_DI	V[7:0]	-			D0
	0	1	1	XX	1	1	0	0	0	0	0	0	C0h
Power Control 1	1	1	1	XX	Х	Х	Х		,	VRH1 [4	:0]	•	09
	1	1	1	XX	Χ	Х	Χ		,	VRH2 [4	:0]		09
Power Control 2	0	1	1	XX	1	1	0	0	0	0	0	1	C1h
Power Control 2	1	1	1	XX	0	١	/C[2:0)]	0		BT [2:0]	ı	00
Power Control 3	0	1	1	XX	1	1	0	0	0	0	1	0	C2h
(For Normal Mode)	1	1	1	XX	1	DC	CA1 [2		0	l	DCA0 [2:0]	B2
Power Control 4	0	1	1	XX	1	1	0	0	0	0	1	1	C3h
(For Idle Mode)	1	1	1	XX	1		CB1 [2		0		DCB0 [2:0		B2
Power Control 5	0	1	1	XX	1	1	0	0	0	1	0	0	C4h
(For Partial Mode)	1	1	1	XX	1		CC1 [2		0		DCC0 [2:0		B2
VCOM Control 1	0	1		XX	1	1	0	0	0	1	0	1	C5h F2
	0	1	<u> </u>	XX	nVM 1	1	0	0	VCM[6:		1 1	0	C6h
Get GPIO0~7 Status	1	1	1	XX	X	X	X	X	X		X X	X	XX
det di 100 7 Status	1	1	1	XX				GPI [7	•		X X		00
	0	1	·	XX	1	1	0	0	0		1 1	1	C7h
	1	1	1	XX				GPO[7	-	l l			00
Set GPIO0~7 Status												OE	
	1	1	1	XX	Х	X	Х	Х	X	. >	K IE	В	02
	0	1	1	XX	1	1	0	0	1	0	0	0	C8h
Set EXTC	1	1	1	XX				EXTC1	7:0]				FF
SELEXIO	1	1	1	XX				EXTC2	7:0]				93
	1	1	1	XX			1	EXTC3	7:0]		П	1	42
	0	1	1	XX	1	1	0	1	0	0	0	0	D0h
NV Memory Write	1	1	1	XX	Х	Х	Χ	Х			ADR [3:0]		00
	1	1	<u> </u>	XX				GM_DAT			_		XX
	0	1	<u> </u>	XX	1	1	0	1	0	0	0	1	D1h
NV Memory Protection Key	1	1	<u></u>	XX				KEY [23					55
	1	1	↑ ↑	XX				KEY [1					AA
	1	1	<u> </u>	XX				KEY [7	ːU]				66

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 86 of 235

Version: 103





	_	1		\ \v\										Dal
	0	1	<u>T</u> 1	XX	1		1	0	1 X	0 X	0	1	0	D2h
NV Memory Status Read	1		1	XX	X		X	X	LX B_CNT	ID2_	X CNT	Х	X	XX
INV Memory Status nead	1	^	1	XX	MADO	TL_CNT	[1:0]		1:0]	[1:		ID1_0	ONT [1:0]	XX
	1	^	1	XX	BUS	ev ·	X	X	X	X		ı ⊿F_CN٦	L [5·0]	XX
	0	1	1	XX	1	1	1	0	1	0	T 0	1	1	D3h
	1	1	1	XX	X	X	1	X	X	X	X	Х	X	XX
Read ID4	1	*	1	XX	0	0		0	0	0	0	0	0	00
Tiodd 15 1	1	^	1	XX	1	0	1	0	1	0	0	1	1	93
	1	1	1	XX	0	1		0	0	0	0	1	0	42
	0	1	1	XX	1	1		0	1	1	0	0	1	D9h
Get External Register by SPI	1	1	1	XX	Χ	Х		X	ENSPI	S	PI_EX	Γ_ORD	[3:0]	00
	0	1	1	XX	1	1		1	0	0	0	0	0	E0h
	1	1	1	XX	Χ	Х		Χ	Χ		VP	0 [3:0]		00
	1	1	1	XX	Χ	Χ				VP1	[5:0]			05
	1	1	1	XX	Χ	X				VP2	[5:0]			08
	1	1	1	XX	Χ	X		Χ	Х		VP	4 [3:0]		04
	1	1	1	XX	Χ	Χ		Χ		1	VP6 [4	:0]		13
	1	1	1	XX	Χ	X		Χ	Χ		VP	13 [3:0]		0A
Positive Gamma	1	1	1	XX	Χ				VF	20 [6:0]				34
Correction	1	1	1	XX		VP36	[3:0]				VP	27 [3:0]		8A
	1	1	1	XX	Х		1			P43 [6:0]				46
	1	1	1	XX	Х	X		X	Χ			50 [3:0]		07
	1	1	1	XX	Х	Х		Χ		\	/P57 [4			0E
	1	1	1	XX	X	Х		Χ	Χ			59 [3:0]		0A
	1	1	1	XX	X	X				VP61				1B
	1	1	1	XX	X	X		.,	\ \ \	VP62		00 [0 0]		1D
	1	1		XX	X	X		X	X		0	63 [3:0] 		0F
	<u>0</u> 1	1		XX	1 X	1 X	1	1 X	0 X	0		0 0 [4:0]	1	E1h 00
	1	1		XX	X	X		^	_ ^	VN1		10 [4.0]		22
	1	1	1	XX	X	X				VN2				25
	1	1	1	XX	X	X		X	Х	VINZ		l4 [3:0]		04
	1	1	^	XX	X	X		X		,	VN6 [4			0F
	1	1	1	XX	X	Х		X	Х			13 [3:0]		06
Negative Gamma	1	1	1	XX	X		1		•	N20 [6:0]		10 [0.0]		38
CorrectionE	1	1	1	XX		VN36	[3:0]			[0.0]	VN	27 [3:0]		56
	1	1	1	XX	Х		[]		1V	N43 [6:0]				4B
	1	1	1	XX	Х	Х		Х	Χ	1	VN	50 [3:0]		05
	1	1	1	XX	Х	Х		Х		\	/N57 [4			0C
	1	1	1	XX	Х	Х		Χ	Χ		VN	59 [3:0]		0A
	1	1	↑	XX	Χ	X				VN61	[5:0]			37
	1	1	1	XX	Х	Х				VN62	[5:0]	-		3A
	1	1	1	XX	Χ	Х		Χ	Х		VN	63 [4:0	T	0F
Digital Gamma Control 1	0	1	1	XX	1	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCAC						40 [3:0]		XX
:	1	1	1	XX		RCA						Ax [3:0]		XX
16 th Parameter	1	1	1	XX		RCA1	5 [3:0)]	ı			15 [3:0]		XX
Digital Gamma Control 2	0	1	1	XX	1	1		1	0	0	0	1	1	E3h
1 st Parameter	1	1	1	XX		RFAC						40 [3:0]		XX
: :	1	1	<u> </u>	XX		RFAx						Ax [3:0]		XX
64 th Parameter	1	1	1	XX		RFA6						63 [3:0]		XX
	0	1	1	XX	1	1	1	1	1	0	1	1	0	F6h
Interface Control	1	1	1	XX	MY_EOR	MX_EOR		_EOR	X	BGR_EO		X	WEMODE	01
	1	1	↑ ↑	XX	X	X		EPF [X	X		T [1:0]	00
	1	1		XX	Х	Χ	EN	DIAN	Χ	DM [1:0]	RM	RIM	00





- Note 1: Undefined commands are treated as NOP (00h) command.
- Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).
- Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9342C is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.

Page 88 of 235 Version: 103





8.2. Description of Level 1 Command

8.2.1. NOP (00h)

00h					NOP (No	Opera	ation)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
Parameter					No Pa	aramete	er.						
	This com	mand is an	empty com	ımand; it does not ha	ave any e	ffect on	the disp	olay mo	dule. Ho	wever it	can be	used to t	erminate
Description	Frame Me	emory Writ	e or Read a	s described in RAM	WR (Men	nory Wr	rite) and	RAMRI	O (Memo	ory Read	d) Comm	ands.	
	X = Don't	care.											
Restriction	None												
	Status Availability												
				Normal Mode On		de Off, S	Sleep O		Yes				
Register				Normal Mode On					Yes				
Availability				Partial Mode On,	Idle Mod	e Off, S	Sleep Ou	ıt	Yes				
				Partial Mode On,	Idle Mod	e On, S	Sleep Ou	ıt	Yes				
					Sleep In				Yes				
					Status		Default '	Value					
Default				Power (On Seque	ence	N/A	١					
					V Reset		N/A						
				HV	V Reset		N/A	١					
Flow Chart	None												

Page 89 of 235 Version: 103





8.2.2. Software Reset (01h)

01h					SV	VRESET	•						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	0	0	0	0	0	0	1	01h
Parameter					No F	aramete	er.	-	-		-		
	When the	Software	Reset com	mand is written, it c	auses a	software	e reset.	It resets	s the co	mmands	s and pa	arameter	s to the
Description	S/W Rese	et default v	alues. (See	default tables in each	ch comm	nand des	cription	.)					
			emory conte	ents are unaffected b	y this co	ommand							
	X = Don't												
				ec before sending ne			_				-		-
Restriction		-		the registers during						_	-		
			20msec bet	ore sending Sleep o	ut comm	nand. So	ftware F	Reset Co	mmand	cannot	be sent	during S	leep O
	sequence												
					Status			Ava	ailability				
Register				Normal Mode On,					Yes				
				Normal Mode On,					Yes				
Availability				Partial Mode On,					Yes	1			
				Partial Mode On,	<u>lale Mol</u> Sleep In		ыеер О		Yes Yes	-			
					этеер пт	l			Yes	_			
					Status		Default	Value					
				Power (N/A						
Default					V Reset		N/ <i>A</i>						
					V Reset		N/A	\					
					<u> </u>								
				SWRESET(01h)									
							ı				-7		
				\downarrow			1	Le	gend		-		
				· · · · · · · · · · · · · · · · · · ·			! [Co	mmand		į		
			Disp	play whole blank scr	een			Par	ameter	7	İ		
						/		D	isplay	_	!		
Flow Chart							i 	A	ction	>	-		
				V			1 (/lode				
			/	Set Commands to			j ,		7000		į		
			<	S/W Default Values				Sequen	tial trans	fer	į		
											ا ـ ـ		
			(Sleep In Mode									
				Stoop in Mode)								

Page 90 of 235 Version: 103





8.2.3. Read display identification information (04h)

04h				RDDIDIF (Re	ad Disp	lay Ider	ntificatio	n Inforr	nation)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h		
1 st Parameter	1	1	1	XX	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Х		
2 nd Parameter	1	↑	1	XX				ID1	[7:0]				E3		
3 rd Parameter	1	1	1	XX				ID2	[7:0]				00		
4 th Parameter	1	↑	1	XX				ID3	[7:0]				00		
Description	The 1 st The 2 nd The 3 rd	paramete paramete paramete	r is dumm er (ID1 [7:0 er (ID2 [7:0	its display identificati y data. p]): LCD module's ma]): LCD module/drive]): LCD module/drive	anufactur er versior	er ID.									
Restriction															
Register Availability				Normal Mode C	Status Availability le On, Idle Mode Off, Sleep Out Yes le On, Idle Mode On, Sleep Out Yes e On, Idle Mode Off, Sleep Out Yes e On, Idle Mode On, Sleep Out Yes Sleep In Yes										
Default					Status On Seq SW Rese	ŧt	See de	It Value scription scription scription	ı						
Flow Chart			2nd Param 3rd Param	eter: Dummy Read leter: Send LCD module' eter: Send panel type an eter: Send module/driver	s manufac	turer inforver versio		ion	/	7	F	Command Parameter Display Action Mode			

Page 91 of 235 Version: 103



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



8.2.4. Read Display Status (09h)

09h				RDI	OST (Re	ad Disp	lay Stat	us)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	1	1	XX	X							Χ	
2 nd Parameter	1	1	1	XX				D [31:25	1			0	00
3 rd Parameter	1	↑	1	XX	0	1	D [22:20]		D [1	9:16]		61
4 th Parameter	1	1	1	XX	0	0	0	0	0		D [10:8]		00
5 th Parameter	1	1	1	XX	D [7:5]			0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

Bit	Description	Value	Status
21	booster, eltege etetus	0	Booster OFF
31	booster oltage status	1	Booster ON
D30	Down address ander	0	Top to Bottom (When MADCTL D7='0')
D30	Row address order	1	Bottom to Top (When MADCTL D7='1')
D00	Calumn addraga ardar	0	Left to Right (When MADCTL D6='0').
D29	Column address order	1	Right to Left (When MADCTL D6='1').
Doo	Dow/oolumn ovehenge	0	Normal Mode (When MADCTL D5='0').
D28	Row/column exchange	1	Reverse Mode (When MADCTL D5='1').
D27	Vertical refresh	0	LCD Refresh Top to Bottom (When MADCTL D4='0')
021	vertical refresh	1	LCD Refresh Bottom to Top (When MADCTL D4='1').
D26	DCD/DCD order	0	RGB (When MADCTL D3='0')
D26	RGB/BGR order	1	BGR (When MADCTL D3='1')
DOE	Harizantal rafraab ardar	0	LCD Refresh Left to Right (When MADCTL D2='0')
D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL D2='1')
D24	Not used	0	
D23	Not used	0	
D22		101	4.C. laik/aissal
D01	Interface color pixel format	101	16-bit/pixel
D21	definition	110	10 hit/nivol
D20		110	18-bit/pixel
D19	Idle mode ON/OFF	0	Idle Mode OFF
פום	Idle IIIode ON/OFF	1	Idle Mode ON
D18	Partial mode ON/OFF	0	Partial Mode OFF
D10	1 attarmode ON/OTT	1	Partial Mode ON.
D17	Sleep IN/OUT	0	Sleep IN Mode
D17	Sleep III/OO I	1	Sleep OUT Mode.
D16	Display normal mode ON/OFF	0	Display Normal Mode OFF.
D10	Display Hormar mode ON/OFF	1	Display Normal Mode ON.
D15	Vertical scrolling status	0	Scroll OFF
D14	Not used	0	
D13	Inversion status	0	Not defined
D12	All pixel ON	0	Not defined
D11	All pixel OFF	0	Not defined
D10	Display ON/OFF	0	Display is OFF
טוט	Dispiay ON/OFF	1	Display is ON
DO	Togring offeet line ON/OFF	0	Tearing Effect Line OFF
D9	Tearing effect line ON/OFF	1	Tearing Effect ON
		000	GC0
		001	GC1
D[8:6]	Gamma curve selection	010	GC2
		011	GC3
		other	Not defined

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 92 of 235 Version: 103





		D5	Tearing of	ffect line mode	0		Mode 1, V-B	lanking only
			T caring ci	neet iine mode	1	Mode	2, both H-Blank	king and V-Blanking.
		D4	No	ot used	0			-
		D3	No	ot used	0			-
		D2	No	ot used	0			-
		D1	No	ot used	0			-
		D0	No	ot used	0			-
	X = Don	't care						
Restriction								
				Sta	tus		Availability	
			N	ormal Mode On, Idle		ff. Sleep Out	Yes	
Register				ormal Mode On, Idle			Yes	
Availability				artial Mode On, Idle			Yes	
			Р	artial Mode On, Idle	Mode O	n, Sleep Out	Yes	
				Slee		•	Yes	
Default				Status Power On Sec SW Rese	et	Default Val 32'h0061000 32'h0061000 32'h0061000	00h 00h	
Flow Chart		2 3 4	rd Parameter: Ser th Parameter: Sen	RDDST(09h) mmy Read ad D[31:25] display statu ad D[19:16] display status d D[10:8] display status d D[7:5] display status	is	Host ————— Driver		Command Parameter Display Action Mode Sequential transfer

Version: 103





8.2.5. Read Display Power Mode (0Ah)

0Ah		, p 101, p			· · ·	M (Read	Display	/ Power	Mode)				
	D/CX	RDX	WRX		D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑		XX	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	1	1		XX	X	Х	X	Х	Х	Х	Х	Х	X
2 nd Parameter	1	↑	1		XX	D7	D6	D5	D4	D3	D2	0	0	08
	This cor	mmand inc	licates the	current	status of the	display	as descr	ibed in t	he tabl	e below::				
				Bit	Value	Г	escriptio	nn .		Commer	nt			
					0	Booster			t.					
				D7		Booster C								
				D6	0	Idle	e Mode (Off.						
				Do	1	Idle	e Mode	On.						
				D5	0		ial Mode							
					1		ial Mode							
Description				D4	0		ep In M							
					0	Slee Display I	ep Out M		,					
				D2	1		splay is (splay is							
				D1			ot Defin			Set to '0)'			
				D0			ot Defin			Set to '0				
	X = Dor	n't care	_		· ·									
Restriction														
Restriction														
						.								
				NI-		Status		01		vailability	<u>/</u>			
Register					rmal Mode C rmal Mode C					Yes Yes				
					artial Mode C					Yes				
Availability					artial Mode O					Yes				
					artial Mode C	Sleep l		Oloop C	, at	Yes				
				<u> </u>										
										_				
						Status		Default	t Value					
Default						r On Seq		8'h(
						SW Rese		8'h(_				
						HW Rese	et	8'h(J8n					
							7				ŗ		egend	;
				[į	_	egenu	_ i
					RDDPM	(0Ah)					į	C	ommand	;
							Н	lost			į	P	arameter	7 i
		. – – – –					Dı	 river			- i		Display	\preceq :
Flow Chart					▼						7 i			\prec \Box
			1st Paramete		my Read d D[7:2] display	nower ma	do etatue				/ i		Action	<u> </u>
			ZIIU FAIAMEI	er. seno	uispiay נے. זוט ג	power mo	ue siaius			/	į		Mode	
											į	6	-4:-1:	
											į	Seque	ntial trans	sier
											<u> </u>			<u></u> _

Page 94 of 235 Version: 103





8.2.6. Read Display MADCTL (0Bh)

0Bh		A.~ 3 10			ADCTL (Read Di	splay M	ADCTL					
OBII		I	l	T		T	1		1		1	Τ	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter 2 nd Parameter	1	T	1	XX	X	X	X	X	X	X	X	X	X
2 Parameter	1		1 1	XX	D7	D6	D5	D4	D3	D2	0	0	00
	I his co	mmand ind	dicates the	current status of th	e display	as desci	ribed in	the table	below:				
			it V	alu		Descripti				Com	ment		
			D7 -		o Bottom						-		
				İ	m to Top	,).				
			D6 -		to Right								
				J	nt to Left on Tal Mode								
			D5		rse Mode								
Description				0 LCD Refres									
			D4	1 LCD Refres							_		
			D0	,		-							
			D3			-							
			D2)2='0').		-							
			D2		-								
			D1	RAM	Set t	o '0'							
			D0	Switchin	g betwee	n Segme	ent outpi	uts and F	RAM	Set t	o '0'		
	X = Dor	n't care											
Restriction													
					Status	3		A	/ailability	,			
				Normal Mode			Sleep (Yes				
Register				Normal Mode					Yes				
Availability				Partial Mode C	n, Idle M	ode Off,	Sleep C	Out	Yes				
-				Partial Mode C	n, Idle M	ode On,	Sleep C	Out	Yes				
					Sleep	ln			Yes				
					0		5 ()		1				
					Status			t Value					
Default				Powe	er On Sec SW Rese			00h					
					HW Rese			nange 00h					
					TIVV TIESC	-ι -	011	0011	J				
						7				Γ.		 _egend	
				BBBMAR	TI (0DI)					į	-		\neg \vdash
				RDDMADO	,IL(UBN)					į		Command	¦
						Н	lost			į	F	Parameter	7 ¦
							river			- <u>i</u>		Display	=
Flow Chart				▼						7 i			\prec :
				er: Dummy Read ter: Send D[7:2] displa	, nower me	de etatue				/		Action	\leq $+$
			Lilu i alaille	tor. Seria D[7.2] displa	POWEI IIIO	ue siaius			/	į		Mode	
										i			
										į	Sequ	ential trans	iter
										i_			

Page 95 of 235 Version: 103





8.2.7. Read Display Pixel Format (0Ch)

0Ch						RDDCO	LMOD (I	Read D	Dist	play Pi	xel For	mat)				
	D/CX	RDX	WF	2 Y		D17-8	D7	D6	Ť	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1			XX	0	0		0	0	1	1	0	0	0Ch
1 st Parameter	1	· ↑	1			XX	X	X		X	X	Х	X	X	X	X
2 nd Parameter	1	†	1			XX	X		D	PI [2:0]		0		DBI [2:0]		06
	This co	mmand ir	ndicat	es th	ne cu	rrent status of th		v as de				le below				
				1 [2:0		RGB Interfa				DBI [MCU Int		ormat	1	
			0	0	0	Rese		al		0 0			eserved	Ullilal		
			0	0	1	Rese				0 0			eserved			
			0	1	0	Rese				0 1			eserved			
			0	1	1	Rese				0 1	1		eserved			
			1	0	0	Rese	rved			1 0	0	R	eserved			
Description			1	0	1	16 bits	/ pixel			1 0	1	16	bits / pix	el		
			1	1	0	18 bits	/ pixel			1 1	0		bits / pix			
			1	1	1	Rese				1 1	1	R	eserved			
			1	0	1	16 bits	-									
						(6-bit 3 times of 18 bits		ster)								
			1	1	0	(6-bit 3 times		sfer)								
	X = Dor	n't care		l		(O Dit O times (adia tran	5101)								
	X = D01	Troarc														
Restriction																
													_			
							Stat					Availabili	ty			
Register						Normal Mode						Yes				
_						Normal Mode						Yes				
Availability						Partial Mode						Yes Yes				
						Partial Mode	Sleet		JII,	Sieep	Out	Yes				
							Oicci	<i>,</i> , , , , , , , , , , , , , , , , , ,				103				
										Б (1					
						Status		DPI [2	2.01		ılt Value		01			
Default					Powe	er On Sequence		3'b0				DBI [2: 3'b11(
20.00.0					1 OW	SW Reset		No Ch		a		No Cha		1		
						HW Reset		3'b0		3		3'b110				
							•				•			_ 		1
													į	L	egend	İ
						RDDCOLM	/IOD(OCh)						į		ommand	7
									н	lost			İ	_		-
													-	Pa	rameter	
Flow Chart	_								וט	river					Display)
. ion onair						Dummy Read							/	$\leq \overline{}$	Action	>
						: Send D[7:0] displ	ay pixel for	mat statu	JS			/	′ I !		Mode	
												/	!			_
													. !	Seque	ntial transf	er
													_			<u> </u>
													i_			

Page 96 of 235 Version: 103





8.2.8. Read Display Image Format (0Dh)

0Dh					RDD	IM (Read	d Displa	y Image	Mode)					
	D/CX	RDX	WRX	D	17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑		XX	0	0	0	0	1	1	0	1	0Dh
1 st Parameter	1	1	1		XX	Х	Χ	Χ	Χ	Х	Χ	Х	Χ	Х
2 nd Parameter	1	↑	1		XX	0	0	0	0	0		D [2:0]		00
Description	This cor		dicates the	current	D [2	2:0] 00 01 0	Gamr Gamr Gamr Gamr	Descripent in De	tion e 1 (G2.2 e 2 (G1.8 e 3 (G2.5 e 4 (G1.0	2) 3) 5)				
Restriction														
Register Availability				Nor Pai	mal Mode (mal Mode (tial Mode C	On, Idle I On, Idle I	Mode Of Mode Or Mode Off Mode Or	n, Sleep ^r , Sleep (Out Out Out	vailability Yes Yes Yes Yes Yes Yes	/			
Default					Power On	atus Sequen Reset Reset	ice	3'b 3'b	o000 0000 0000					
Flow Chart			1st Parame 2nd Parame		RDDIMI V Iy Read D[7:0] display]	Host Oriver		/		P	Command Carameter Display Action Mode	

Page 97 of 235 Version: 103





8.2.9. Read Display Signal Mode (0Eh)

0Eh					RDDSM	/ (Rea	d Displ	ay Signa	al Mode)					
	D/CX	RDX	WRX	D17-8	[D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX		0	0	0	0	1	1	1	0	0Eh	
1 st Parameter	1	1	1	XX		Χ	Χ	Х	Χ	Х	Χ	Х	X	Х	
2 nd Parameter	1	1	1	D17-8											
2 nd Parameter Description				XX											
Restriction				Status											
Register Availability				D7 0 Tearing effect line OFF 1 Tearing effect line mode 1 D6 0 Tearing effect line mode 1 D5 0 Horizontal sync. (RGB interface) OFF D5 1 Horizontal sync. (RGB interface) OFF D6 1 Vertical sync. (RGB interface) OFF D7 1 Vertical sync. (RGB interface) OFF D8 1 Pixel clock (DOTCLK, RGB interface) OFF D9 1 Pixel clock (DOTCLK, RGB interface) OFF D9 1 Pixel clock (DOTCLK, RGB interface) OFF D9 1 Data enable (DE, RGB interface) OFF D9 1 Data enable (DE, RGB interface) ON D1 0 Reserved D0 0 Reserved Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 8'h00h SW Reset 8'h00h HW Reset 8'h00h HW Reset 8'h00h Command Parameter											
Default					Power (On Se W Res	quence set	8' 8'	h00h h00h	9					
Flow Chart				meter: Dummy Rea				Driver		/			Command Parameter Display Action		

Page 98 of 235 Version: 103





8.2.10. Read Display Self-Diagnostic Result (0Fh)

0Fh				RDD	SDR (I	Read D	isplay S	Self-Diag	gnostic	Result)				
	D/CX	RDX	WRX	D17-	3	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX		0	0	0	0	1	1	1	1	0Fh
1 st Parameter	1	1	1	XX		Χ	Χ	Х	Χ	Х	Χ	Χ	Х	Χ
2 nd Parameter	1	↑	1	XX		D7	D6	0	0	0	0	0	0	00
Description	B D D D D D D D	7 Regis 6 Full 5 4 3 2 1 1	Descript ter Loading notionality E Not Use Not Use Not Use Not Use Not Use Not Use Not Use	Detect of Detection ed ed ed ed ed ed ed					er values	control contro		operly.		
Restriction														
Register Availability				Normal Normal Partial N	Mode (Mode C	On, Idle On, Idle	Mode C Mode C Mode C	on, Sleep	Out Out Out	Availabil Yes Yes Yes Yes Yes	ity			
Default						Statu er On S SW Re HW Re	equence eset	8	ult Valu i'h00h i'h00h i'h00h	e				
Flow Chart			st Parameter: nd Parameter	Dummy Rea			gnostic st	Host					Command Paramete Display Action Mode	

Page 99 of 235 Version: 103





8.2.11. Enter Sleep Mode (10h)

10h			oue (10	,	CDI IN	(Enter S	Sloop Ma	odo)					
TUN			l=		1	1	-	1	T = -	l <u>-</u> -	T		
Command	D/CX 0	RDX 1	WRX	D17-8 XX	D7 0	D6 0	D5 0	D4 1	D3 0	D2 0	D1 0	D0 0	HEX 10h
Parameter	U	1				No Parai	·	'] 0	U	U	1 0	1011
· arameter	This comm	nand cause	es the LCD	module to e				consur	mption m	ode. In t	his mod	e e.g. th	e DC/DC
	converter i	s stopped,	Internal osc	llator is stopp	ed, and	panel sca	anning is	stoppe	d.				
Description			Out		Blar	nk	STOP						
	MCU inter	face and m	emory are s	till working an	d the me	mory ke	eps its co	ontents.					
	X = Don't	care											
	This comn	nand has n	o effect who	en module is	already	in sleep	in mode	. Sleep	In Mode	can onl	y be left	by the S	Sleep Out
Restriction				sary to wait			_						
				ilize. It will be		ry to wai	t 120ms	ec after	sending §	Sleep Ou	it comma	and (wher	n in Sleep
	In Mode) b	efore Sleep	o In commar	nd can be sen	ıt.								
					Sta				Availabili	ty			
Register				Normal Mode					Yes Yes				
Availability				Partial Mode					Yes				
			_	Partial Mode		: Mode O ep In	n, Sleep	Out	Yes Yes				
Default				Pow	Statu ver On S SW Re HW Re	equence set	Sleep	ult Valu IN Moo IN Moo	de de				
Flow Chart	It takes 12	Display who Automatic ON/ OFF		en SP	St	op DC /D Converter top Interna Oscillator	C	ı			Lege Comm Param Displ. Actic Mod Sequentia	neter / nay on e	

Page 100 of 235 Version: 103






8.2.12. Sleep Out (11h)

11h					SLF	OUT (SI	eep Out	:)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Parameter						No Parar	neter						
	This comm	nand turns o	off sleep mo	de.									
	In this mod	de e.g. the [DC/DC conv	erter is enabl	ed, Interr	nal oscilla	ator is st	arted, ar	nd panel :	scanning	is starte	d.	
			IOVCC							1.65`	V ~2.8\	/	
			VCI							2.6\	/~3.3V		
		Intern	al Oscillator	•									
Description		D	DVDH	VCI			_						
			VGL	0V				_					
		,	VGH	VCI									
	X = Don't o	care											
	This comm	nand has n	o effect whe	en module is	already i	n sleen	out mod	e. Sleen	Out Mo	de can o	nlv be le	eft by the	Sleep In
					•	•		·			•	•	·
		, ,		sary to wait 5			•						
	stabilize. T	he display	module load	ls all display s	supplier's	factory	default v	alues to	the regis	sters duri	ng this 1	20msec	and there
Restriction	cannot be	any abnorr	nal visual et	ffect on the d	isplay im	age if fa	ctory de	fault and	l register	values a	are same	when the	nis load is
	done and	when the di	splay modul	e is already S	Sleep Ou	t –mode.	The dis	play mo	dule is do	oing self-	diagnost	ic function	ons during
	this 5msec	. It will be n	ecessary to	wait 120mse	c after se	ending Sl	eep In co	ommand	(when in	Sleep C	out mode) before	Sleep Out
		can be sen	-				·		,	·		,	•
					Sta	itus			Availabili	tv			
				Normal Mode			off, Sleep		Yes	9			
Register				Normal Mode	On, Idle	Mode C	n, Sleep	Out	Yes				
Availability				Partial Mode	On, Idle	Mode O	ff, Sleep	Out	Yes				
				Partial Mode	On, Idle	Mode O	n, Sleep	Out	Yes				
			L		Slee	p In			Yes				
					Statu	s	Defa	ult Value)				
Default				Pow	er On S	equence	Sleep	IN Mod	е				
Doraun					SW Re	set	Sleep	IN Mod	е				
					HW Re	set	Sleep	IN Mod	е				
Flow Chart	It tokes 10	0maaa ta L	ocomo Class	n Out made =	ftor CL D	OUT as-	mond !-	20104					
Flow Chart	ii iakes 12	omsec to b	ecome Siee	p Out mode a	itter SLP	OUI CON	iiiiana is	sued.					

Page 101 of 235 Version: 103





Page 102 of 235 Version: 103





8.2.13. Partial Mode ON (12h)

12h					PTLO	N (Partia	l Mode	On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Parameter					l	No Para	meter						
Description		de, the Nor		node The par Mode On cor					y the Part	ial Area	commar	nd (30H).	To leave
Restriction	This comn	nand has no	effect whe	n Partial mod	e is active	Э.							
			Į		Sta				Availabili	ty			
Dogistor				Normal Mode	e On, Idle	Mode C	Off, Sleep	Out	Yes				
Register				Normal Mode					Yes				
Availability			_	Partial Mode	· · · · · · · · · · · · · · · · · · ·				Yes				
			_	Partial Mode			n, Sleep	Out	Yes				
			L		Slee	p In			Yes				
				St	tatus		Defa	ult Valu	е				
Default				Power O	n Sequer	nce No	rmal Dis	splay Mo	ode ON				
Dordan				SW	Reset	No	rmal Dis	splay Mo	ode ON				
				HW	Reset	No	rmal Dis	splay Mo	ode ON				
Flow Chart	See Partia	ıl Area (30h)										

Page 103 of 235 Version: 103





8.2.14. Normal Display Mode ON (13h)

13h				NORON	(Norm	al Displa	ay Mod	e On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h	
Parameter		1												
Description	Normal di	splay mod	No Parameter returns the display to normal mode. mode on means Partial mode off. ON by the Partial mode On command (12h) has no effect when Normal Display mode is active. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes											
Restriction	This com	mand has i	no effect wh	nen Normal Display n	node is	active.								
Register Availability				Normal Mode On, Normal Mode On, Partial Mode On, Partial Mode On,	Idle Mo Idle Mo Idle Mo Idle Mo	de On, S de Off, S de On, S	Sleep Ou Sleep Ou	ut ut it	Yes Yes Yes Yes	-				
Default				Status Power On Sec SW Rese	et	Norma Norma	Default ' al Displa al Displa al Displa	y Mode y Mode	ON					
Flow Chart	See Parti	al Area (30	h)											

Page 104 of 235 Version: 103





8.2.15. Display Inversion OFF (20h)

0.2.13.	Disp	iay ii	IVCI 310	311 01 1 (20									
20h					DIN	OFF (Dis	play Inve	rsion OF	F)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Parameter								r					
	This co	ommano	l is used t	o recover from o	display inv	ersion mo	de.						
	This co	ommand	makes n	o change of the	content o	of frame m	emory.						
	This co	ommano	doesn't	change any othe	er status.								
				Mem	nory				Display I	Panel			
					+++	+		\rightarrow			_		
Description											_		
			Availability Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Power On Sequence Sieplay Inversion OFF SW Reset Display Inversion OFF HW Reset Display Inversion OFF Legend Oommand Parameter Display Display Parameter Display Display Action Mode										
							\neg /				_		
											_		
											_		
											_		
	X = Do	n't care											
Restriction	This co	ommand	has no e	ffect when mod	ule alread	ly is invers	ion OFF	mode.					
						Status			Availab	ility			
Register													
Availability													
								<u> </u>					
					Q+,	atue	Г	Nofault Va	lua				
Default													
					HW	Reset							
							, <u>'</u>		 	d 	- -		
				Display In	version O	n Mode) ;		Legen	u 	!		
							/ ¦		Comman	d	į		
							į	_			l I		
							<u> </u>		Paramete	er/	ļ		
				INI	/OFF(20h	,,	!		Display		i		
Flow Chart					7011(201	''	į		Action				
							į	\sim	Action		 		
							 		Mode		į		
				(Display In	version O	ff Mode				_			
							/ į	Sequ	uential tra	nsfer)			
							 			<u>_</u>	<u>i</u>		
											_		

Page 105 of 235 Version: 103





8.2.16. Display Inversion ON (21h)

21h				,		VON (Dis	splay Inve	rsion ON	l)				
	D/CX	RDX	WRY	D17-8	ı				ı	D2	D1	DO	HEX
Command	0	1	VV □ ∧										21h
Parameter	<u> </u>	_ '	1 1									<u> </u>	
. aramotor	This co	mmano	l is used t	o enter into disp	lav invers			<u> </u>					
	This co	mmanc	ı makes n	o change of the	content o	t trame m	emory. Ev	ery bit is	inverted f	rom the fr	ame men	nory to the	display.
	This co	mmano	l doesn't d	change any othe	r status.								
	To exit	Display	inversior	n mode, the Disp	lay invers	sion OFF	command	(20h) sho	ould be wr	itten.			
			\perp	++++	\bot	_						$ldsymbol{ldsymbol{eta}}$	
			-	DINVON (Display Inversion ON) WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 No Parameter Is used to enter into display inversion mode. makes no change of the content of frame memory. Every bit is inverted from the frame memory to the doesn't change any other status. Inversion mode, the Display inversion OFF command (20h) should be written.									
Description		•											
		•											
		•											
		•											
			WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 1 XX 0 0 0 1 0 0 0 0 0 1 No Parameter Id is used to enter into display inversion mode. Id makes no change of the content of frame memory. Every bit is inverted from the frame memory to the dosen't change any other status. In inversion mode, the Display inversion OFF command (20h) should be written. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Inversion OFF SW Reset Display Inversion OFF HW Reset Display Inversion OFF Legend Display Inversion OFF Legend Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Inversion OFF Display Action Mode										
				_									
			1 1							1 1 1		ļ	
	X – Do	n't care											
5				<i></i>									
Restriction	This co	mmanc	l has no e	ffect when modu	ıle alread	y is invers	sion ON m	ode.					
						Chatura			A l = l=	:1:4			
				Norma	al Mode C			leen Out					
Register				DINYON (Display Inversion ON) D17-8 D7 D6 D5 D4 D3 D2 D1 D0 XX 0 0 1 0 0 0 0 0 1 No Parameter o enter into display inversion mode. to change of the content of frame memory. Every bit is inverted from the frame memory to the change any other status. In mode, the Display inversion OFF command (20h) should be written. Status Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Sleep In Yes Display Inversion OFF SW Reset Display Inversion OFF Legend Display Inversion OFF Legend Display Inversion OFF									
Availability				DINVON (Display Inversion ON) AX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 No Parameter ed to enter into display inversion mode. By Raman and the content of frame memory. Every bit is inverted from the frame memory to the introduce and the content of frame memory. Every bit is inverted from the frame memory to the introduce and the content of frame memory. Every bit is inverted from the frame memory to the introduce and the content of frame memory. Every bit is inverted from the frame memory to the introduce and introduce									
				Partia	l Mode O	n, Idle Mo	de On, SI	eep Out	Yes				
						Sleep II	า		Yes				
					Statue		Г	Afault Va	مبا				
				Power		uence							
Default													
							1				-1		
							1		Legen	u ——	l I		
				Display Inv	ersion Of	f Mode			Comman	d	į		
							/ I	$\overline{}$	Paramete	<u>—</u> er /	 		
					\		 			=	1		
Flow Chart							į			=	į		
				INV	ON(21h)		 	\leq	Action				
					1		 		Mode		1		
							į	(3:			į		
				Display Inv	ersion Or	n Mode) ¦	Seq	uentiai tra	inster			
							L				_ 1		

Page 106 of 235 Version: 103





8.2.17. Gamma Set (26h)

0.2.17.	Gaiiiiii	a Set (2	.011)										
26h					GAN	ISET (Ga	mma S	et)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	11	0	0	1	1	0	26h
Parameter	1	1	1	XX					C [7:0]				01
	This comn	nand is use	d to select t	he desired G	amma cı	urve for th	e curre	nt displ	ay. A max	imum of	4 fixed (gamma cı	urves can
	be selecte	d. The curv	e is selected	d by setting th	e appro	oriate bit i	n the pa	ramete	r as desci	ribed in t	he Table	:	
				GC [7:	0]	Cur	ve Selec	cted					
Description				01h		Gamma							
Description				02h 04h		Gamma Gamma							
				08h		Gamma							
	Note: All o	ther values	are undefin		<u> </u>	Garrino	ourvo -	r (G1.0)	/				
	X = Don't												
	Values of	GC [7:0] no	t shown in ta	able above ar	e invalid	and will r	not chan	ige the	current se	lected G	iamma c	urve until	valid
Restriction	value is re												
			-			atus			Availabili	ty			
Register			_	Normal Mode					Yes Yes				
Availability			-	Normal Mode Partial Mode					Yes				
Availability				Partial Mode					Yes				
						ep In			Yes				
					Stat	us	Defa	ult Valu	ıe				
Default				Po		Sequence		'h01h					
					SW R			'h01h					
					HW R	eset	8	'h01h					
						$\overline{1}$			Lege	end			
					/ ! \		ï) 	Logo)11G	, ,		
				GAMSET	(26h)				Comm	and	j		
							į				」 フ		
				₩					Param	eter	/ į		
				·			7 :		Displa	ay			
Flow Chart			/ 1	st Parameter	: GC[7:0] /	′ .			=			
			/			/			Actio	n)	' i		
							į		Mod	le			
						_	i			$\overline{}$	ĺ		
				New Gamma	a Cunio		1	s	equential	transfer	\ \ \ \ \ \ \ \		
				Loade		\rangle	j	· \	·	_ <	/		
						_/	ļ	'- <i>-</i> -					
	1												

Page 107 of 235 Version: 103





8.2.18. Display OFF (28h)

			FF (20	,,,				0.77					
28h		T	T		Ī	1	F (Displa	Т	ı	Ī	1	T	T
0 1	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command Parameter	0	1	1	XX	0	0 No.	1 Paramete	0	1	0	0	0	28h
	page in	nserted.		o enter into DIS		F mode. I	n this mo		tput from	Frame Me	emory is o	disabled a	nd blank
				t change any otl			-						
				nal visible effect									
Description				Mer	mory				Display F	Panel	 		
		n't care											
Restriction	This co	ommand	l has no e	effect when mod	lule is alre	eady in dis	play off m	node.					
Register Availability				Norm Partia	al Mode (al Mode C	Status On, Idle M On, Idle M On, Idle Mo On, Idle Mo Sleep I	ode Off, S ode On, S ode Off, S ode On, S	Sleep Out sleep Out	Availab Yes Yes Yes Yes				
Default						Status er On Seq SW Rese HW Rese	uence t	Default Va Display O Display O Display O	FF FF				
				Displa	ay On Moo	de			Leger Comman Paramet	nd er			
Flow Chart				DISF	POFF (28h	n)	\		Action				

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 108 of 235 Version: 103





8.2.19. Display ON (29h)

0.2.19.	م	, J	14 (231	-,		B							
29h							N (Display	ı					
_	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1 Paramete	0	1	0	0	1	29h
Parameter	Thio	ommon	l ic uccd t	o recover from	DIGDI AV		Paramete		Eromo M	mon/in -	nablad		
								irom the	riame ivie	emory is e	enablea.		
	This co	ommano	l makes n	o change of co	ntents of f	rame men	nory.						
	This co	ommano	l does not	change any ot	her status								
				Memory					Disp	olay Par	nel 		
			\perp	++++	+++	_		\dashv	$\perp \! \! \perp$	$\sqcup \! \! \perp$	\coprod	_	
Description			+		╁┼┼	_		\dashv			₩	-	
Booompaon			+			_	\setminus	\dashv				_	
			\Box									_	
			+			_		\dashv			++	_	
			+			_		\dashv				-	
						- -		コ				- -	
					1 1 1								
	X = Do	n't care											
Daatriatian				ff = = t = = := := = = =	مالم المالية								
Restriction	THIS CO	Jiiiiianc	nas no e	ffect when mod	ule is aire	auy in uis	piay on m	oue.					
						Status			Availab	oility			
				Norm	al Mode C			leep Out	Yes				
Register					al Mode C				Yes				
Availability					al Mode C al Mode C				Yes				
				Faith	ai Mode C	Sleep I		leep Out	Yes				
						Ctatus		Oofoult Vo	luo				
					Powe	Status r On Sequ		Default Va Display O					
Default						SW Rese		Display O					
						HW Rese	t	Display O	FF				
							ָן 		Legen	 d	· -]		
				Disn	lay Off Mo	nde	\						
				Disp	nay On Mc	, uc	/ i		Comman	d	1		
							/ I 		Paramete	er /	į		
											i		
Flow Chart				DI	SPON(29I	۱)	į		Display		 		
						',	į		Action	\rightarrow	-		
					\bigvee		l İ		Mode		į		
					▼		\		IVIOUE		į		
				Disp	olay On Mo	de) [Segu	ential tra	nsfer			
							/	3040			1		
							١_				ن.		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 109 of 235 Version: 103






8.2.20. Column Address Set (2Ah)

2Ah				OCT (ZAII)	CA	SET (Co	lumn /	Addr	ess Se	et)				
	D/CV	DDV	MDV	D17.0			_			1			Do	LIEV
Command	D/CX 0	RDX 1	WRX	D17-8 XX	D7	D6 0	D5)	<u>D4</u> 0	D3	D2 0	D1 1	D0 0	HEX 2Ah
1 st Parameter	1	1	<u> </u>	XX	0 SC15	SC14	SC1	12	SC12	1 SC11	SC10	SC9	SC8	ZAII
2 nd Parameter	1	1	<u> </u>	XX	SC7	SC6	SC		SC4	SC3	SC2	SC1	SC0	Note1
3 rd Parameter	1	1	<u></u>	XX	EC15	EC14	EC1		EC12		EC10		EC8	
		1	<u> </u>											Note1
4 th Parameter Description	other of	ommand driver st	atus. Th	to define area of e values of SC line in the Frame	[15:0] a	nd EC [1 y.		MCU re re	ferred				_	
Restriction	SC [15	:0] alwa	SC [15:0	be equal to or led or EC [15:0] is a 1), data of out c	nan 00EF		en M	IADCTI	L's D5 =)) or 013F	'h			
						0								
				NI	Made	Status		" 0	202 O	Avail				
Register						on, Idle Mo On, Idle Mo					es			
_						n, Idle Mo					es es			
Availability						n, Idle Mo					es			
				T ditta	Wode O	Sleep I		1, 010	ор оа		es			
Default			Pov	Status wer On Sequenc SW Reset HW Reset	SC [15:0]=000 15:0]=000 15:0]=000	00h	If MA	ADCTL ADCTL	EC [15:0] 's D5 = 0	EC [15:0 EC [15:0	-		

Page 110 of 235 Version: 103





Page 111 of 235 Version: 103






8.2.21. Page Address Set (2Bh)

2Bh					P	ASET (Pa	age A	ddre	ess Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D	5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1		0	1	0	1	1	2Bh
1 st Parameter	1	1	1	XX	SP15	SP14	SP	13	SP12	SP11	SP10	SP9	SP8	
2 nd Parameter	1	1	1	XX	SP7	SP6	SF		SP4	SP3	SP2	SP1	SP0	Note1
3 rd Parameter	1	1	1	XX	EP15	EP14	EP	13	EP12	EP11	EP10	EP9	EP8	Nistad
4 th Parameter	1	1	1	XX	EP7	EP6	EF	P5	EP4	EP3	EP2	EP1	EP0	Note1
Description	other of represe	driver st	atus. Th	to define area of the values of SP ne in the Frame M SP[1]	[15:0] a Hemory. [5:0] -	nd EP [1:								
Restriction	Note 1	: When	SP [15:0	be equal to or les] or EP [15:0] is g I be ignored.			ı (Wh	ien M	MADCTL'	s D5 = 0	or 00EFh	(When M	ADCTL's	D5 = 1),
						Status				Availa	hility			
				Normal	Mode C	On, Idle Mo		Off. S	Sleep Out					
Register						n, Idle M			•					
Availability						n, Idle Mo								
rivandomity						n, Idle Mo								
						Sleep II				Ye	es			
				Status			-		Default V	alue				
5			Po	wer On Sequence	SP [15:0]=000	00h		[15:0]=0					
Default				SW Reset	SP [15:0]=000	00h				EP [15:0]= EP [15:0]=			
			-		+						[.0.0]	2.2		
				HW Reset	SPI	15:0]=000)0h	EΡ	[15:0]=0	0EFh				

Page 112 of 235 Version: 103





Page 113 of 235 Version: 103





8.2.22. Memory Write (2Ch)

8.2.22. N	lemor	y wr	ite (20	Cn)									
2Ch						RAMWR	(Memory	Write)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	1					[17:0]					XX
: N th Parameter	1	1	↑ ↑					[17:0]					XX
N Parameter	•			to transfer data	from MC	'll to from		[17:0]	mmand r	makaa na	ahanaa t	a tha ath	XX
				to transfer data				-			_		
	status.	When	this com	mand is accept	ed, the c	olumn re	gister and	the page	register	are reset	to the S	tart Colur	mn/Start
Description	Page p	ositions	. The St	art Column/Star	t Page po	sitions ar	e differen	t in accord	dance wit	h MADCT	L setting.) Then D	[17:0] is
	stored	in frame	e memor	y and the colum	n reaister	and the	page regis	ter incren	nented. S	ending an	v other co	ommand o	can stop
					g.c.c					- · · · · · · · · · · · · · · · · · · ·	,		
	Trame v	write. X	= Don't	care.									
Restriction	In all co	olor mo	des, ther	e is no restrictio	n on leng	th of para	meters.						
						6.							
				Nove	J Mada O	Status		loon Out	Availab Yes				
Register							ode Off, S ode On, S		Yes				
Availability							ode Off, S	•	Yes				
7							ode On, S		Yes	i			
						Sleep I	n		Yes	<u>; </u>			
				Ç	Status		Г	Default Va	lue				
Defeat					On Seque	nce Co		memory i		lomly			
Default					V Reset			f memory					
				HV	V Reset	С	ontents o	f memory	is not cle	ared			
				CASET (2	2Ah)			lf					
				st Parameter: S0	`[15· <u>8</u>]		\neg $($	Needed					
		/	/ 2	nd Parameter: S	C[7:0]				L	l ea	end	1	
				rd Parameter: E0 th Parmeter EC[/	´		į	209		1 1	
				▼_					į (Comr	mand] ;	
				PASET (2	PRh)				i /	Parar	neter	7 ¦	
				17/021 (2	.Biii)					Disp			
				<u> </u>	264 5 01					Disk	Лау	/ i	
		,	/ 2	st Parameter: SF nd Parameter: S	P[7:0]					Act	ion	'	
Flow Chart				rd Parameter: EF th Parameter: EF		/	/		- (Mo	ode) !	
				V						Sequentia	al transfer		
				RAMWR(2	PCh)			.,	- \	Sequentia		ノ!	
				V	· · · · · · · · · · · · · · · · · · ·			_ If Needed	I			'	
				Image Da D1[17:0],D2[17:0	ata]Dn[17:0								
				•		1							
				Any Comn	nend								

Page 114 of 235 Version: 103





8.2.23. Color Set (2Dh)

	ح انار	J. (=1	,			DCDCF	T (Color	Cot\					
2Dh		ı	ı		ı	RGBSE	T (Color	1	ı		1	1	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	1	XX					[5:0]				XX
n th Parameter	1	1	<u> </u>	XX					[5:0]				XX
32 nd Parameter	1	1	<u> </u>	XX					[5:0]				XX
33 rd Parameter	1	1	<u> </u>	XX					[5:0]				XX
n th Parameter	1	1	Î	XX					[5:0]				XX
96 th Parameter	1	1	Î	XX					[5:0]				XX
97 th Parameter	1	1	Ť	XX					[5:0]				XX
n th Parameter	1	1		XX					[5:0]				XX
128 th Parameter	1	1		XX to define the LU					[5:0]				XX
Description	This co	mmand	has no	en to the LUT re effect on other of mory is written	command			-					s effect
Restriction													
						Status			Availal	bility			
				Norma	l Mode O	n, Idle Mo	de Off, S	leep Out	Yes	S			
Register				Norma	l Mode O	n, Idle Mo	de On, S	leep Out	Yes	S			
Availability				Partial	Mode Or	n, Idle Mo	de Off, S	eep Out	Yes	S			
				Partial	Mode Or	n, Idle Mo	de On, S	eep Out	Yes	S			
						Sleep Ir	1		Yes	S			
					Status	3	Г	Default Va	ılue				
Default				Pov	ver On Se	equence	Ra	andom va	lues				
Derauit					SW Res	set	Conten	ts of LUT	protected	d			
					HW Re	set	Ra	andom va	lues				
				<u> </u>						_			
Flow Chart				RGBSE 1st Paramet : 32nd Parame 33rd Parame : 96th Parame 97th Parame : 128th Parame	er: R00[5 eter: R31[5 eter: G00[5 ter: G63[5 ter: B00[5	5:0] 5:0] 5:0]			Com Parar Disp Act	ion	7		

Page 115 of 235 Version: 103






8.2.24. Memory Read (2Eh)

2Eh			`			RAMRD	(Memory	Read)					
	D/0)/	BBY	MADY	D47.0			1	1					LIEV
0	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command 1 st Parameter	1	1	<u> </u>	XX	0 X	0 X	1 X	0 X	1 X	1 X	1 X	0 X	2Eh X
2 nd Parameter	1	1	<u> </u>	^^	_ ^	^		<u>^</u> [17:0]	_ ^	_ ^	_ ^	_ ^	XX
:	1	1	^					([17:0] ([17:0]					XX
(N+1) th		'						([17.0]					
Parameter	1	1	1				Dr	า [17:0]					XX
				rs image data set_column_ad				•		cessor sta	arting at t	ne pixel l	ocation
		•		rol D5 = 0:		044-01	(00)		D (05		harba Dha		
				registers are res			, ,		• •	,	•		
		-		the End Colu	_				-			-	
	increm	ented. F	Pixels are	e read from the	frame me	emory un	til the pag	e register	equals th	ne End Pa	age (EP) ν	alue or t	he host
Description	proces	ocessor sends another command.											
	If Mem	lemory Access Control D5 = 1:											
	The co	lumn ar	nd page	registers are re	set to the	Start Col	umn (SC)	and Start	Page (SF), respect	ively. Pixe	els are rea	ad from
	frame	memory	at (SC,	SP). The page	register is	then inc	remented	and pixel	s read fro	m the frai	me memo	ry until th	e page
	registe	r equals	the End	d Page (EP) va	llue. The p	oage regi	ster is the	n reset to	SP and	the colum	ın register	is increr	nented.
	Pixels	are read	from th	e frame memoi	ry until the	column	register ed	juals the I	End Colur	nn (EC) v	alue or the	e host pro	ocessor
	sends	another	commar	nd.									
Restriction	There	is no res	striction o	on length of para	ameters.								
						Status			Availab	ility			
Register							ode Off, SI		Yes				
riegister						· · · · · · · · · · · · · · · · · · ·	ode On, SI		Yes				
Availability							de Off, Sl		Yes				
1	Partial Mode On, Idle Mode On, Sleep Out Yes												
		Sleep In Yes											
		Status Default Value											
Dofoult				Power	On Seque	nce C	ontents of	memory is	s set rand	omly			
Default				S	W Reset	C	ontents of	memory is	s set rand	omly			
				Н	W Reset	C	ontents of	memory is	s set rand	omly			

Page 116 of 235 Version: 103







Page 117 of 235 Version: 103






8.2.25. F	Partia	l Area	a (30h	1)									
30h						PLTAR	(Partial	Area)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	00
4 th Parameter	1	1	1	XX		ER6		ER4	ER3		ER1	ER0	
3rdParameter 4th Parameter Description	This condefines Frame If End	1 command s the Sta Memory Row>Sta	art Row art Row art Row art Row art Row art Row Err Sta SR art Row	XX the partial mod (SR) and the se	ER7 de's displicant the D4=0:-	ER6 ay area.	ER5 There are	ER4 e 2 paran	ER3 neters as	ER2 sociated	ER1 with this	ER0 command and ER re	EF , the first
			Start SR	Row [15:0]	I Area wil	I be one r	row deep.				≻ Partia Area		
		n't care.											
Restriction	SR [15	0] and	d ER [15	0] cannot be (0000h nor	exceed (DOEFh.						

Page 118 of 235 Version: 103







The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 119 of 235 Version: 103





8.2.26. Vertical Scrolling Definition (33h)

33h					VSCRDE	F (Vertic	al Scrolli	ng Defini	tion)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	1	1	XX	TFA [15:8]								00
2 nd Parameter	1	1	1	XX	TFA [7:0]								00
3 rd Parameter	1	1	↑	XX				VSA	[15:8]				00
4 th Parameter	1	1	1	XX				VSA	[7:0]				F0
5 th Parameter	1	1	1	XX	BFA [15:8]								00
6 th Parameter	1	1	1	XX				BFA	[7:0]				00


This command defines the Vertical Scrolling Area of the display.

When MADCTL D4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

When MADCTL D4=1

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).


The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).

Page 120 of 235 Version: 103








Page 121 of 235 Version: 103








The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 122 of 235 Version: 103







Page 123 of 235 Version: 103





8.2.27. Tearing Effect Line OFF (34h)

34h						TEOF	F (Tearin	g Effect	Line OFF	·)				
	D/CX	RDX	WRX	D1	7-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	X	0	0	1	1	0	1	0	0	34h
Parameter							No P	arameter						
Description		mmand n't care.		to turn O	FF (Activ	e Low) th	e Tearing	Effect out	put signa	I from the	TE signa	al line.		
Restriction	This co	mmand	has no e	effect whe	en Tearin	g Effect o	output is a	lready OF	F.					
Register Availability					Normal Partial	Mode Or Mode Or	Status n, Idle Moo n, Idle Moo n, Idle Moo n, Idle Moo Sleep In	de On, Sle le Off, Sle	eep Out	Availabilii Yes Yes Yes Yes	ty			
Default						Power	Status On Seque W Reset W Reset		OFF OFF OFF	ue				
Flow Chart					TEO	Output O F(34h) V Output OF			Per I	egend ommand arameter Display Action Mode	er			

Page 124 of 235 Version: 103






8.2.28. Tearing Effect Line ON (35h)

35h					TEO	N (Tearin	g Effec	t Line ON))				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	М	00
Description	changi Output When I	ng MAD Line. M=0: earing Ef	CTL bit	to turn ON the To D4. The Tearing out line consists of the D4.	Effect Line	On has	one pa	arameter wh	_		-		-
	Verti	he Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: tvdl tvdh vertical Time Scale ote: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. = Don't care.											
Restriction	This co	mmand	has no e	effect when Tearin	ng Effect o	utput is al	lready (ON					
Register Availability		This command has no effect when Tearing Effect output is already ON Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes											
Default					Power	Status On Seque W Reset W Reset		Default Val OFF OFF OFF	ue				

Page 125 of 235 Version: 103







Page 126 of 235 Version: 103





8.2.29. Memory Access Control (36h)


36h				M	IADCTL	(Memory	Access	Contro	l)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	MH	0	0	00

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
bun	ndb-ban Oldel	(0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.




The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 127 of 235 Version: 103







Page 128 of 235 Version: 103





8.2.30. Vertical Scrolling Start Address (37h)


37h				VS	SCRSADE) (Vertica	l Scrollin	g Start A	ddress)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	1	1	37h
1 st Parameter	1	1	1	XX				VSP	[15:8]				00
2 nd Parameter	1	1	1	XX		•		VSP	[7:0]	•		•	00

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL D4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.




Description

When MADCTL D4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the ILI9342C enters Partial mode.

X = Don't care

Restriction

Page 129 of 235 Version: 103





			2		
			Status		Availability
		Norm	al Mode On, Idle Mode (Off, Sleep Out	Yes
Register		Norm	al Mode On, Idle Mode (On, Sleep Out	Yes
Availability		Parti	al Mode On, Idle Mode C	Off, Sleep Out	No
,		Parti	al Mode On, Idle Mode C	On, Sleep Out	No
			Sleep In		Yes
					•
				Default Val	ue
			Status	VSP [15:0	
Default			Power On Sequence	16'h0000l	•
			SW Reset	16'h0000l	h
			HW Reset	16'h0000l	h
Flow Chart	See Vertical Scrolling Definition	(33h)	description.		

Version: 103





8.2.31. Idle Mode OFF (38h)

38h					IDM	OFF (Idle	Mode O	FF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Parameter						No Para	meter						
	This con	nmand is ι	used to red	over from Idl	e mode o	n.							
Description			e, LCD car	n display max	imum 262	2,144 colo	rs.						
	X = Don	't care.											
Restriction	This con	nmand has	s no effect	when module	e is alread	ly in idle o	ff mode.						
						Status			Availabili	ty			
Register				Normal M					Yes				
_				Normal M					Yes				
Availability						dle Mode (dle Mode (Yes Yes				
				i aitiai ivi		leep In	лі, овеер	Out	Yes				
Default				I	Power On SW I	sequence Reset Reset	e Idle n	ult Value node OF node OF node OF	F F				
Flow Chart				Idle mod	(38h)			Co Pa D D	egend mmand rameter isplay Action Mode	Ter Term			

Page 131 of 235 Version: 103






8.2.32. Idle Mode ON (39h)

39h						IDMON	(Idle Mod	de ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
			<u> </u>		1 -		Paramet	er	<u> </u>		1 -		
Parameter	In the id	dle on m	node, colo	o enter into Idle or expression is depth data is d	s reduced.	The prim	ents vs. E G ₅ G ₄ G 0X		Ior	B ₃ B ₂ B ₁ B	splay	n R, G and	d B in th
	X = Doi	n't care.		Red Magenta Green Cyan Yellow White	1XXX 1XXX 0XXX 0XXX 1XXX	XX XX XX XX XX	0XX 0XX 1XX 1XX	XXXX XXXX XXXX XXXX XXXX XXXX	0)	XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX			
Restriction	This co	mmand	has no e	ffect when mod	dule is alre	ady in idl	e off mod	e.					
Register Availability				Norm Parti	nal Mode C nal Mode C nal Mode C nal Mode C	On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out		S S S S S			
Default					5	Status On Sequ SW Reset	uence l	Default Va dle mode dle mode dle mode	OFF OFF				

Page 132 of 235 Version: 103







Page 133 of 235 Version: 103





8.2.33. COLMOD: Pixel Format Set (3Ah)

0.2.33.	OOLI	<i>1</i> 00.	IIXCI		Jiiiia	1 301	i (SAII)									
3Ah							PIX	SET (Pi)	cel Fori	nat	Set)					
	D/CX	RDX	WRX		D17	-8	D7	D6	D5		D4	D3	D2	D1	D0	HEX
Command	0	1	1		XX	(0	0	1		1	1	0	1	0	3Ah
Parameter	1	1	1		XX	(0		DPI [2	:0]		0		DBI [2:	0]	66
	This cor	mmand s	ets the	pixe	l format	for the	RGB ima	age data	used by	the	inte	rface. DPI	[2:0] is th	e pixel for	rmat select	of RGB
	interface	e and DE	3I [2:0] is	s the	pixel f	ormat c	of MCU int	terface. I	f a parti	cula	r inte	erface, eith	er RGB ir	nterface o	r MCU inte	rface, is
					•				•			format is s				·
			Γ		I [2:0]		Interface			31 [2			erface Foi			
					0 0	HOD	Reserved		0	0	0		served	mat		
					0 1		Reserve		0	0	1		served			
Description				0	1 0		Reserve		0	1	0	Re	served			
				0	1 1		Reserve	d	0	1	1	Re	served			
				1	0 0		Reserve	d	1	0	0	Re	served			
					0 1		6 bits / pi		1	0	1		its / pixel			
				-	1 0	1	8 bits / pi		1	1	0		its / pixel			
	If using	DCR Inte	<u>L</u>	1	1 1	n corio	Reserved al interface		1	1	1	ne.	served			
			enace n	iiust	Selection	ni sene	ai iiileiiace	··								
5	X = D01	= Don't care														
Restriction																
								Status				Avail	ability			
					No	rmal M	lode On, I		Off. S	eep	Out		es			
Register							lode On, I						es			
Availability					Pa	artial M	ode On, Id	dle Mode	Off, SI	еер	Out	Y	es			
					Pa	artial M	ode On, Id	dle Mode	On, SI	еер	Out	Y	es			
							S	leep In				Y	es			
					St	atus			DDI IO		Defau	ult Value	DDI [0.0]			
Default			D,	00/01	r On Se	allence	<u> </u>		DPI [2:				DBI [2:0] 3'b110			
Boladit				owei		Reset	-		lo Chai				o Change	<u> </u>		
						Reset		·	3'b11			.,	3'b110			
										Ţ		Leg	end	;		
						COL	MOD (3Ah)		!	_					
												Comr	nand	 -		
							\downarrow				_	Parar	neter	/		
						I(0.01 D	CD pival fe		$\overline{}$		(Disp	lay			
Flow Chart			,		DB	I[2:0] K I[2:0] M	GB pixel for ICU pix	ormat		 	<	Act	on			
			Ζ						_/	 	,	\geq	=	į		
							V			!	(Mo	de			
					Γ	Anv	Command	.		!		Sequentia	l transfer	> i		
						,				j				/ i		

Page 134 of 235 Version: 103





8.2.34. Set_Tear_Scanline (44h)

0.2.34. S	et_rear_			-,	Set	Tear S	Scanline	!					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	STS [8]	00
2 nd Parameter	1	1	1	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00
Description	The TE sigr	nal is not a	ffected by c	ay Tearing Etchanging set_	_address	•		ne Teari				e parame	
				STS=0 is equall be active		_	_		ı Sleep m	node.			
Restriction	-												
Register Availability			1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	On, Idle On, Idle On, Idle	Mode C Mode C Mode O	On, Sleep off, Sleep on, Sleep	Out Out Out	Availabili Yes Yes Yes Yes Yes	ity			
Default				Power On S SW Reset HW Reset		е	STS [8	3:0]=000 3:0]=000 3:0]=000	0h 0h				
Flow Chart		Sei	set_tear_	eter STS[8] eter STS[7:0]					<	Para D Acc	end mand meter isplay tion Mode equentia		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 135 of 235 Version: 103





8.2.35. Get_Scanline (45h)

	Jel_Scai		J.1.,			2-1-0	! !						
45h	D/OV	DDV	MDV	D47.0		Get_Sca		D4	- Do			Do	LIEV
0	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command 1 st Parameter	0	1		XX	0	1	0	0	0	1	0	1 X	45h
1 Parameter	1		1	XX	Х	X	X	Х	Х	Х	X		Х
2 nd Parameter	1	1	1	XX	0	0	0	0	0	0	GTS [9]	GTS [8]	00
3 rd Parameter	1	1	1	xx	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00
Description	display dev	ice is defin Line 0.	ed as VSY	can line, GTS NC + VBP + \ returned by ge	/ACT + \	VFP. The	e first sc	-					
Restriction	-												
					Sta	tus			Availabili	itv			
				Normal Mode)ff Sleer		Yes	ity .			
Register				Normal Mode			-		Yes				
Availability				Partial Mode					Yes				
				Partial Mode					Yes				
				Sleep In	,				Yes				
Default				Power On S SW Reset HW Reset		e	GTS [9	ult Value S [9:0] 9:0]=000 9:0]=000	0h 0h				
Flow Chart				get_scanline Wait 3us Dummy Read	S[9:8]				Pa	mmand rameter Display Action Mode Sequentia			

Page 136 of 235 Version: 103





8.2.36. Write Display Brightness (51h)

51h					WR	DISBV (W	rite Displ	ay Brightr	ness)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Parameter	1	1	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It should	be chec	cked what	is the rela	brightness ationship b ecification. value mean	etween thi	s written v	alue and o					ionship
Restriction	None												
						Stat	US		Availat	oility			
				N	ormal Mod			Sleep Out					
Register					ormal Mod								
Availability					artial Mode								
				Р	artial Mode	e On, Idle	Mode On,	Sleep Out	Yes	3			
				S	leep In				Yes	3			
Default					State Power On SW F	Sequence Reset		Default V DBV [7: 8'h00f 8'h00f	:0] n n				
Flow Chart					DBV[70 New Displ Brightnes	lay ss		<u>-</u>	Leger Comm Parame Displ Action Mod Seque trans	and ter ay on le ntial			

Page 137 of 235 Version: 103





8.2.37. Read Display Brightness (52h)

52h			, ,		RDD	-	nd Display	y Brightne	ess Value)				
<u> </u>	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	^	XX	0	1	0	1	0	0	1	0	52h
1 st Parameter	1	1	1	XX	Х	X	X	Х	Х	X	X	X	X
2 nd Parameter	1	1	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It shou	lld be ch	ecked w	hat the re	tness valu elationship splay modu at 00h valu	between t	his returne ation.		•				ness.
Restriction	(= mor	e than 2	RDX cy	cle) on D	^{2nd} parame BI Mode. SI (The 1s				e MCU wai	nts to read	more than	n one para	meter
Register Availability				1	Normal Mo Normal Mo Partial Mo Partial Mo Sleep In	ode On, Idl ode On, Idl de On, Idl	e Mode O e Mode Of	n, Sleep C	out Yout Yout Yout Yout Yout You	ability es es es es es			
Default					Power Or	atus n Sequenc Reset Reset	e	Default DBV 8'h0 8'h0	[7:0] Oh Oh				
Flow Chart					Send	1 RDDISB 1 st Parame 2 nd Parame	Dis ter	<u>Host</u> play	Para D A	egend mmand ameter isplay action Mode quential ansfer			

Page 138 of 235 Version: 103






8.2.38. Write CTRL Display (53h)

53h				WE	CTRLD	(Write	Control D	isplay)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	0	1	1	53h
Parameter	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
	This comma	and is used	d to control	display bright	ness.								
	BCTRL: Bri	ahtness C	ontrol Block	On/Off, This	bit is al	wavs us	sed to swite	ch briaht	ness for	display.			
						,				S			
	0 = 01	f (Brightne	ss registers	are 00h, DB	V[70])								
	1 = Or	n (Brightne	ss registers	are active, a	ccordin	g to the	other parai	meters.)					
	DD: Display	Dimming,	only for ma	anual brightne	ess setti	ng							
	DD = 0): Display	Dimming is	off									
	DD = .	1 · Display	Dimming is	on									
		Diopiay	D	011									
Description													
	BL: Backlig	ht Control	On/Off										
	0 = Of	f (Complet	ely turn off l	backlight circ	uit. Con	trol lines	s must be lo	ow.)					
	1 = Or	1											
	Dimmina fu	nction is a	dapted to th	e brightness	reaister	s for dis	plav when	bit BCT	RL is ch	anged a	t DD=1.	e.a. BC	ΓRL: 0 →
	1 or 1→ 0.			3	3		17				• ,	- 3	
	101170.												
	101170.												
		t change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual din	nming, e	ven if dir	mming-c	on (DD=1	I) are
		it change f	rom "On" to	"Off", backlig	ıht is tur	ned off	without gra	dual din	nming, e	ven if dir	mming-c	on (DD=1	I) are
	When BL bi	it change f	rom "On" to	"Off", backlig	ıht is tur	ned off	without gra	dual din	nming, e	ven if diı	mming-c	on (DD=1	I) are
	When BL bi	it change f	rom "On" to	"Off", backlig	ıht is tur	ned off	without gra	dual din	nming, e	ven if dir	mming-c	on (DD=1	I) are
Restriction	When BL bi	it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual din	nming, e	ven if dii	mming-c	on (DD=1	I) are
Restriction	When BL bi	it change f	rom "On" to	"Off", backlig		ned off	without gra				mming-c	n (DD=1	I) are
Restriction	When BL bi	it change f		"Off", backlig	Sta	atus		A	nming, e vailabilit Yes		mming-c	n (DD=1	I) are
Restriction Register	When BL bi	it change f			Sta On, Idle	atus e Mode	Off, Sleep	Out	vailabilit		mming-c	on (DD=1	I) are
	When BL bi	it change f	1	Normal Mode	Sta On, Idla On, Idla	atus e Mode e Mode	Off, Sleep On, Sleep	Out Out	vailabilit Yes		mming-c	on (DD=1	I) are
Register	When BL bi	it change f	1	Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out	vailabilit Yes Yes Yes Yes		mming-c	n (DD=1	I) are
Register	When BL bi	it change f	1	Normal Mode Normal Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out	vailabilit Yes Yes Yes		mming-c	on (DD=1	I) are
Register	When BL bi	it change f	1	Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out	vailabilit Yes Yes Yes Yes		mming-c	n (DD=1	I) are
Register	When BL bi	it change f	N	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (On, Sleep (Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes Yes	у	mming-c	on (DD=1	I) are
Register Availability	When BL bi	it change f	1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (On, Sleep (Defau	Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes	y	mming-c	on (DD=1	I) are
Register Availability	When BL bi	it change f	Power	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status On Sequenc	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode a Mode to Mod	Off, Sleep On, Sleep Off, Sleep On, Sleep On, Sleep Defau	Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes Yes	y BL	mming-c	n (DD=1	I) are
Register	When BL bi	it change f	Power	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode	Off, Sleep On, Sleep On, Sleep On, Sleep Defau 1	Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes Yes 1 1 1	y	mming-c	on (DD=1	I) are

Page 139 of 235 Version: 103







Page 140 of 235 Version: 103






8.2.39. Read CTRL Display (54h)

54h		TIE BION		•	RDCTR	LD (Rea	d Control Dis	splay)							
5	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<u> </u>	XX	0	1	0	1	0	1	0	0	54h		
1 st Parameter	1	·	1	XX	Х	X	X	X	X	X	X	X	XX		
2 nd Parameter	1	^	1	XX	0	0	BCTRL	0	DD	BL	0	0	00		
	BCTRL : E	Brightness C	Control Blo	rs are 00h)			ne DBV[70] p	aramet	ers.)						
Description	'0' = Σ	ay Dimming Display Dimr Display Dimr	ming is off												
	'0' = C	'1' = Display Dimming is on BL: Backlight On/Off '0' = Off (Completely turn off backlight circuit. Control lines must be low.) '1' = On													
Restriction	(= more tl	han 2 RDX (cycle) on I				data lines if the	ne MCl	J wants to	read m	nore tha	n one pa	arameter		
			Г			_									
			-	NI I.A.		Status	I- 0" C' 1		vailability						
Degiste:			}				le Off, Sleep (Yes						
Register Availability			-				le On, Sleep (e Off, Sleep C		Yes						
Availability			-				e On, Sleep C e On, Sleep C		Yes Yes						
			-	Sleep In	ue On, i	ale iviou	e On, Sieep C	Jul	Yes						
			L	oleeh III				L	169	<u> </u>					
							5 (1				
				Status		DOTO	Default				-				
Default			D	On C		BCTR			B						
Default				er On Seque	rice	1'b0	1'1		1'l		1				
				SW Reset		1'b0	1'1		1'!		-				
				HW Reset		1'b0	1'l	UU	1'	JU	j				

Page 141 of 235 Version: 103







Page 142 of 235 Version: 103





8.2.40. Write Content Adaptive Brightness Control (55h)

55h				WRCABC (V					ness C	ontrol)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XX	0	1	0	1	0	1	0	1	55h
Parameter	1	1	^	XX	0	0	0	0	0	0	C [1]	C [0]	00
		mand is u		oarameters of	for imag	e conte	nt based	d adaptiv	e brigh	tness co	ontrol fund	ctionality.	
Description				2'b	1:0] 000 001 010	User	Oefault \ Off Interface Still Pice Moving In	ce Image ture	9				
Restriction	None												
Register Availability				Normal Moo Normal Moo Partial Mod Partial Mod Sleep In	de On, lo de On, lo le On, lo	dle Mode lle Mode	e On, Sl e Off, Sl	eep Out	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	lability /es /es /es /es /es			
Default				Power On SW F	stus Sequer Reset Reset	nce	(Default V C [1:0]=0 C [1:0]=0 C [1:0]=0)0h)0h				
Flow Chart				New Ac Image	ter: C[1:		_			Leger Comm Parame Displ Action Mod Seque trans	and ster lay on le ntial		

Page 143 of 235 Version: 103





8.2.41. Read Content Adaptive Brightness Control (56h)

56h RDCABC (Read Content Adaptive Brightness Control)													
3011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	1	1	0	56h
1 st Parameter	1	, 1	1	XX	X	X	X	X	X	Х	X	X	XX
2 nd Parameter	1	<u> </u>	1	XX	0	0	0	0	0	0	C [1]	C [0]	00
	This command is used to read the settings for image content based adaptive brightness control functionality. It is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.												
Description				CI	1:0]	Г	Default V	/alue					
,					000		Off	aido					
					001	User		e Image					
					010		Still Pict						
					011		loving Ir						
							<u>g</u>						
Restriction	The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI. Only 2nd parameter is sent on DSI (The 1st parameter is not sent).												
					St	atus			Availa	bility			
				Normal Mode	e On, Idl	e Mode	Off, Sle	ep Out	Ye	s			
Register				Normal Mode					Ye	S			
Availability				Partial Mode On, Idle Mode Off, Sleep Out					Ye	S			
				Partial Mode On, Idle Mode On, Sleep Out					Ye	s			
			L	Sleep In					Ye	S			
Default				Status Default Va Power On Sequence C [1:0]=0 SW Reset C [1:0]=0 HW Reset C [1:0]=0)h)h					
Flow Chart	Read RDCABC Host Display Send 1 st Parameter Sequential transfer Legend Command Parameter Action Mode Sequential transfer												

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 144 of 235 Version: 103





8.2.42. Write CABC Minimum Brightness (5Eh)

5Eh						Back	light Con	trol 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Parameter	1	1	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00
	This cor	nmand is	s used to	set the mir	imum brig	htness val	ue of the	display for	CABC fur	nction.			
	CMB[7:0	D]: CABC	minimum	brightnes	s control,	this param	eter is use	ed to avoid	I too much	brightne	ss reduction	on.	
	When C	ABC is a	active, CA	BC canno	t reduce t	he display	brightnes	s to less t	han CABO	minimur	n brightne	ss setting	. Image
	process	ing functi	ion is wor	ked as nor	mal, even	if the brigl	ntness car	not be ch	anged.				
Description	This fur	ction do	es not af	ect to the	other fun	ction, mar	nual bright	ness setti	ng. Manu	al brightn	ess can b	e set the	display
Besonption	brightne	ess to les	s than CA	BC minim	um brightn	ess. Smo	oth transiti	on and din	nming fun	ction can	be worked	d as norma	al.
	When d	lisplay br	rightness	is turned	off (BCTR	L=0 of "V	/rite CTRI	L Display	(53h)"), C	ABC min	imum brig	htness se	etting is
	ignored.												
	In princ	principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest											
	brightne	ghtness for CABC.											
						Statu	S		Availab	oility			
				Nor	mal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	;			
Register				Nor	mal Mode	On, Idle M	lode On, S	Sleep Out	Yes	<u>; </u>			
Availability				Par	tial Mode	On, Idle M	ode Off, S	leep Out	Yes	i			
				Par	tial Mode	On, Idle M	ode On, S	leep Out	Yes	;			
	Sleep In Yes												
	Default Webs												
					Stat	us		Default Va	alue				
					Otal			CMB [7:	0]				
Default				F		Sequence		8'h00h		_			
					SW R			8'h00h	1	_			
					HW R	leset		8'h00h]				

Page 145 of 235 Version: 103





8.2.43. Read CABC Minimum Brightness (5Fh)

5Fh						Back	light Con	trol 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh
1 st Parameter	1	1	1	XX	X	Х	Х	Х	X	Х	X	Х	Х
2 nd Parameter	1	1	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00
Description	In princi	ple the re	elationshi _l BC minim	e minimum p is that 00 um bright alue mean)h value m ness spec	neans the l	owest brig	ghtness ar	num brigh	tness (58	Eh)" comm	nand. In p	rinciple
İ		Status Availability											
				Norr	nal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	3			
Register				Norr	nal Mode	On, Idle M	lode On, S	Sleep Out	Yes	3			
Availability				Part	ial Mode (On, Idle M	ode Off, S	leep Out	Yes	6			
						On, Idle M			Yes	3			
ı		Sleep In Yes											
					Sta	tus		Default Va					
								CMB [7:					
Default				<u> </u>	Power On	Sequence)	8'h00h	1				
					SW F	Reset		8'h00h	1				
					HW F	Reset		8'h00h	1				
l													

Page 146 of 235 Version: 103





8.2.44. Read Automatic Brightness Control Self-Diagnostic Result (68h)

68h			RDA	BCSDR (Read	Automatic	Brightn	ess Co	ntrol Se	lf-Diagn	ostic R	esult)		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	1	0	1	0	0	0	68h
1 st Parameter	1	1	1	XX	X	Х	Х	Χ	Х	Х	Х	Х	Χ
2 nd Parameter	1	1	1	XX	D7	D6	0	0	0	0	0	0	00
Description Restriction	-		egister Loa Functionali Not Not Not Not Not	ription ding Detection ty Detection Used Used Used Used Used Used Used	Invert th			er value			properly.		
Register Availability				Normal M Partial Mo	Sta ode On, Idle ode On, Idle ode On, Idle Slee	Mode C Mode C Mode C Mode C	On, Slee Off, Slee	p Out p Out	Availab Yes Yes Yes Yes				
Default					State Power On S SW Re HW Re	equence eset	e 8	ault Valu 3'h00h 3'h00h 3'h00h	ue				
Flow Chart			Rea	d RDABCSD	R R	Paralle ead RD Dumm	ABCSI y Read	DR I	Host	_	Legen Comma Paramet Displa Actio Mode Sequen transf	er ay n	

Page 147 of 235 Version: 103





8.2.45. Read ID1 (DAh)

DAh						RDID1 (F	Read ID1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	1	1	XX	Х	X	Χ	Χ	X	Χ	X	Х	Х
2 nd Parameter	1	1	1	XX				ID1	[7:0]				E3
Description	The 1 st pa	aramete aramete	r is dum	he LCD module's i my data.) module's manufa			nd it is s	pecified	by User				
Restriction													
Register Availability				Normal Mo Normal Mo Partial Mo Partial Mo	de On, de On, de On,	Idle Mode Idle Mode	On, Slee	ep Out	Availabi Yes Yes Yes Yes	lity			
Default			-	Status Power On Seque SW Reset HW Reset		Before MT 8'h 8'h	t Value P progra 00h 00h 00h	am) (A	Default ofter MTP MTP v MTP v	program alue alue)		
Flow Chart				1st Parame 2nd Param		nmy Read	Host Driver				L P	Legend Command Carameter Display Action Mode	J l l l l l l l l l l l l l l l l l l l





8.2.46. Read ID2 (DBh)

DBh						RDID2	(Read II	02)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	XX	Х	X	Х	X	X	X	X	X	Х
2 nd Parameter	1	1	1	XX	1				ID2 [6:0]			00
Description Restriction	changes The 1 st pa	each tim aramete aramete can be p	ne a revis r is dumi er is LCD	rack the LCD make to my data. module/driver wheel by MTP fun	the displ	ay, materia	al or cons	truction	specification	ons.		greement	t) and
Restriction													
Register Availability				Norma Partial	Mode O	Status On, Idle Mo On, Idle Mo In, Idle Mo On, Idle Mo Sleep In	de On, Si de Off, Si de On, Si	leep Οι eep Οu	ut Yes t Yes				
Default				Status Power On Se SW Res HW Res	quence et	(Before	ault Value MTP prog 3'h80h 3'h80h		Default (After MTP MTP v MTP v	program) /alue /alue			
Flow Chart						DBh) Dummy Reac					Pe	egend mmand arameter Display Action Mode	7





8.2.47. Read ID3 (DCh)

DCh						RDID	3 (Read I	D3)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	1	1	XX	Χ	Χ	Χ	Χ	X	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID:	3 [7:0]				00
Description Restriction	The 1 st The 2 ^{nt} The ID	parame	eter is du eter is LO	s the LCD modul mmy data. CD module/drive mmed by MTP fu	r ID.	nd It is sp	ecified by	User.					
Register Availability				Norm Partia	al Mode (al Mode C	On, Idle M On, Idle M	ode Off, S ode On, S ode Off, S ode On, S	Sleep Ou	t Yes	6 6 6			
Default				Statu Power On S SW Re HW Re	equence		fault Value MTP pro- 8'h00h 8'h00h 8'h00h		(After MTF MTP MTP	t Value P program) value value value			
Flow Chart				1st F 2nd I	RDID3(DCh) Dummy Res	Ho Driv				P	egend ommand arameter Display Action Mode	



8.3. Description of Level 2 Command

8.3.1. RGB Interface Signal Control (B0h)

B0h					IFMODE (Inte	erface M	ode Cor	ntrol)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Parameter	1	1	↑	xx	ByPass_MODE	RCM [1]	RCM [0]	0	VSPL	HSPL	DPL	EPL	40
Description	EPL: D DPL: D HSPL: VSPL: RCM [DE polari DOTCLK HSYNC VSYNC 1:0]: RG	ty ("0"= I polarity polarity polarity B interfa	High enable for set ("0"= data for ("0"= Low level ("0"= Low level ace selection (ret display data part of the data part of t	interface. The sett RGB interface, "1"= etched at the rising sync clock, "1"= Hi sync clock, "1"= Hi fer to the RGB inte	E Low enditime, "1". Igh level sign level sin sign level sign level sign level sign level sign level sign lev	able for = data fe sync cloc sync cloc ction).	RGB into	erface) t the fallir	ng time)			
				ByPass_MODE 0 1		rect to Sh	olay Data hift Regis Memor	ster (def	ault)				
Restriction	Set EX	TC(C8h)=FF,93,	42 to enable t	his command.								
Register Availability				Norma Partial	Status Mode ON, Idle Mo I Mode ON, Idle Mo Mode ON, Idle Mo Mode ON, Idle Mo Sleep I	ode OFF, ode ON, de OFF, ode ON, S	Sleep O Sleep O	UT UT UT	vailability Yes Yes Yes Yes Yes				
				Status ON Sequence	ByPass_MODE 1'b0 1'b0	RCM [2'b1 2'b1	0 1	SPL I	HSPL 1'b0 1'b0	DPL 1'b0 1'b0	EPL 1'b0 1'b0		





8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h				FRMCTR1	Frame R	ate Cont	rol (In No	rmal Mo	de / Full d	colors))			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DIVA	\ [1:0]	00
2 nd Parameter	1	1	↑	XX	0	0	0		F	RTNA [4:0)]		1C

Formula to calculate frame frequency:

Frame Rate=

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Normal mode at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNA setting
Division ratio: DIVA setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NA [4:0]		Frame Rate (Hz)
1	0	0	0	0	Setting prohibited
1	0	0	0	1	Setting prohibited
1	0	0	1	0	Setting prohibited
1	0	0	1	1	Setting prohibited
1	0	1	0	0	Setting prohibited
1	0	1	0	1	Setting prohibited
1	0	1	1	0	Setting prohibited
1	0	1	1	1	Setting prohibited

	RTI	NA [4:0]		Frame Rate (Hz)
1	1	0	0	0	70
1	1	0	0	1	68
1	1	0	1	0	65
1	1	0	1	1	63
1	1	1	0	0	61
1	1	1	0	1	Setting prohibited
1	1	1	1	0	Setting prohibited
1	1	1	1	1	Setting prohibited

Description

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	[1:0]	Division Ratio
0	0	fosc

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at MCU interface.

	RTI	NA [4:0]		Clock per Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NA [4:0]		Clock per Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	0 1 1			1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	1 0 1		0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NA [4:0]		Clock per Line			
1	0	1	1	0	22 clocks			
1	0	1	1	1	23 clocks			
1	1	0	0	0	24 clocks			
1	1	0	0	1	25 clocks			
1	1	0	1	0	26 clocks			
1	1	0	1	1	27 clocks			
1	1	1	0	0	28 clocks			
1	1	1	0	1	29 clocks			
1	1 1		1	0	30 clocks			
1	1	1	1	31 clocks				

Restriction

Set EXTC(C8h)=FF,93,42 to enable this command.





		Status			Availability
	No	rmal Mode ON, Idle Mode	OFF, Sleep	OUT	Yes
Register	No	ormal Mode ON, Idle Mode	e ON, Sleep (TUC	Yes
Availability	Pa	artial Mode ON, Idle Mode	OFF, Sleep (TUC	Yes
-	P	artial Mode ON, Idle Mode	ON, Sleep C	DUT	Yes
		Sleep IN			Yes
		0	Defaul	lt Valu	e
		Status	DIVA [1:0]	RTN	A [4:0]
Default		Power ON Sequence	2'b00	5'h	1Ch
		SW Reset	2'b00	5'h	ı1Ch
		HW Reset	2'b00	5'h	ı1Ch





8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h		FRMCTR2 (Frame Rate Control (In Idle Mode / 8I colors))											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DIVB [1:0]		00
2 nd Parameter	1	1	↑	XX	0	0	0		F	RTNB [4:0)]	1C	

Formula to calculate frame frequency

Frame Rate= fosc

Clocks per line x Division ratio x ($\overline{\text{Lines} + \text{VBP} + \text{VFP}}$)

Sets the division ratio for internal clocks of Idle mode at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNB setting
Division ratio: DIVB setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NB [4:0]		Frame Rate (Hz)							
1	0	0 0		0	Setting prohibited							
1	0	0	0	1	Setting prohibited							
1	0	0 0 1 0		0	Setting prohibited							
1	0			1	Setting prohibited							
1	0	1	0	0	Setting prohibited							
1	0	1	0	1	Setting prohibited							
1	0 1		1	0	Setting prohibited							
1	0	1	1	1	Setting prohibited							

	RTI	NB [4:0]		Frame Rate (Hz)			
1	1	0	0	0	70			
1	1	0	0	1	68			
1	1	0	1	0	65			
1	1	0	1	1	63			
1	1	1	0	0	61			
1	1	1	0	1	Setting prohibited			
1	1 1 1			0	Setting prohibited			
1	1	1	1	1	Setting prohibited			

Description

DIVB [1:0]: division ratio for internal clocks when Idle mode.

	DIVB	[1:0]	Division Ratio					
	0	0	fosc					

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MCU interface.

	RTI	NB [4:0]		Clock per Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0 0 1		0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	0 1 0 0 1 0		0	0	Setting prohibited
0			0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NB [4:0]		Clock per Line				
0	1	0	1	1	Setting prohibited				
0	1	1	0	0	Setting prohibited				
0	1	1	0	1	Setting prohibited				
0	1	1	1	0	Setting prohibited				
0	1	1	1	1	Setting prohibited				
1	0	0	0	0	16 clocks				
1	0	0	0	1	17 clocks				
1	0	0	1	0	18 clocks				
1	0	0	1	1	19 clocks				
1	0 1		0	0	20 clocks				
1	0	1	0	1	21 clocks				

	RTI	NB [4:0]		Clock per Line		
1	0	1	1	0	22 clocks		
1	0	1	1	1	23 clocks		
1	1	0	0	0	24 clocks		
1	1	0	0	1	25 clocks		
1	1	0	1	0	26 clocks		
1	1	0	1	1	27 clocks		
1	1	1	0	0	28 clocks		
1	1	1	0	1	29 clocks		
1	1	1	1	0	30 clocks		
1	1	1	1	31 clocks			

Restriction

Set EXTC(C8h)=FF,93,42 to enable this command.





		Status			Availability
	N	ormal Mode ON, Idle Mode	OFF, Sleep	TUC	Yes
Register	N	lormal Mode ON, Idle Mod	e ON, Sleep C	TUC	Yes
Availability	P	artial Mode ON, Idle Mode	OFF, Sleep C	TUC	Yes
	F	Partial Mode ON, Idle Mode	ON, Sleep C	UT	Yes
		Sleep IN			Yes
		Otation	Defaul	t Valu	е
		Status	DIVB [1:0]	RTN	B [4:0]
Default		Power ON Sequence	2'b00	5'h	n1Ch
		SW Reset	2'b00	5'h	n1Ch
		HW Reset	2'b00	5'h	n1Ch





8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h		FRMCTR3 (Frame Rate Control (In Partial Mode / Full colors))												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	0	0	1	1	B3h	
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVC [1:0]		00	
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNC [4:0	RTNC [4:0]			

Formula to calculate frame frequency:

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Partial mode (Idle mode off) at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNC setting
Division ratio: DIVC setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NC [4:0]	Frame Rate (Hz)	
1	0	0	0 0		Setting prohibited
1	0	0	0	1	Setting prohibited
1	0	0	1	0	Setting prohibited
1	0	0	1	1	Setting prohibited
1	0	1	0	0	Setting prohibited
1	0	1	0	1	Setting prohibited
1	0	1	1	0	Setting prohibited
1	0	1	1	1	Setting prohibited

	RTI	NC [4:0]	Frame Rate (Hz)	
1	1	0	0 0		70
1	1	0	0	1	68
1	1	0	1	0	65
1	1	0	1	1	63
1	1	1	0	0	61
1	1	1	0	1	Setting prohibited
1	1	1	1	0	Setting prohibited
1	1	1	1	1	Setting prohibited

Description

DIVC [1:0]: division ratio for internal clocks when Partial mode.

DIVC	[1:0]	Division Ratio			
0	0	fosc			

RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MCU interface.

	RT	NC [4:0]	Clock per Line	
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NC [4:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NC [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks

Restriction

Set EXTC(C8h)=FF,93,42 to enable this command.





		Status				
	Nor	mal Mode ON, Idle Mode	e OFF, Sleep	OUT	Yes	
Register		rmal Mode ON, Idle Mod	e ON, Sleep (TUC	Yes	
Availability	Par	rtial Mode ON, Idle Mode	OFF, Sleep (TUC	Yes	
		rtial Mode ON, Idle Mode	e ON, Sleep C	UT	Yes	
		Sleep IN				
		Status	Defaul	t Valu	e	
		Status	DIVC [1:0]	RTN	C [4:0]	
Default		Power ON Sequence	2'b00	5'h	n1Ch	
		SW Reset	2'b00	5'h	n1Ch	
		HW Reset	2'b00	5'h	n1Ch	





8.3.5. Display Inversion Control (B4h)

B4h						-	(Displa	/ Inversion	on Contro	l)				
	D/CX	RDX	WRX	D17	7-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	X	X	1	0	1	1	0	1	0	0	B4h
1 st Parameter	1	1	<u></u>	X	X	0	0	0	0	0	0	DIN	V[1:0]	00
		DINV [1:0] 2'b00	Co	olumn ersion	1 lind 2 lind 3 lind 4 lind :	+ + + + +	1st fra - + - + - + - + - + - + - + - + - + + + + +	me - + + + + + -	sion mode	1 line 2 line 3 line 4 line : 4 line	- + - + - + - + - +	2nd frame - + - + - + - + - + - + - + - + + +	- + - + - + - + - +	
	Description 2'b10		-dot ersion	2	tine + tine + tine +		- + + - · + - ·	- + - +	1 line 2 line 3 line 4 line	- + + - - + + -	- + + - - +	- + + - - + + -		
Description			-dot ersion	2	line + line - line -	- + - + + -	- + - + + - ·	- - + +	1 line 2 line 3 line 4 line	- + - + + - + -	- + - + + - + -	- + - + + - + -		
		2'b11		-dot ersion	1 2 3 4 5 6 7 8	ne + ne + ne - ne - ne -	1st frar	- + - · · · · · · · · · · · · · · · · ·	+ + + + + + +	1 line 2 line 3 line 4 line 5 line 6 line 7 line 8 line	2r - + - + - + + - + - + -	- + - +	- + - + - + - + + - + -	
Restriction	Set E	XTC(C8h)=	FF,93,42	2 to ena	able this	comma	nd.							





			Status		Availability
		Normal M	ode ON, Idle Mode OFF	, Sleep OUT	Yes
Register		Normal M	lode ON, Idle Mode ON,	Sleep OUT	Yes
ailability		Partial Mo	ode ON, Idle Mode OFF,	Sleep OUT	Yes
		Partial M	Yes		
			Sleep IN		Yes
			Status	Default Valu DINV[1:0]	e
Default			Power ON Sequence	2'h00h	
			SW Reset	2'h00h	
			H/W Reset	2'h00h	
		•			





8.3.6. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	↑	XX	0				VFP [6:0]				02
2 nd Parameter	1	1	↑	XX	0				VBP [6:0]				02
3 rd Parameter	1	1	1	XX	0				HFP [6:0]				0A
4 th Parameter	1	1	↑	XX	0				HBP [6:0]				14

VFP [6:0] / **VBP [6:0]**: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch
0000000	Setting prohibited	1000000	64
0000001	Setting prohibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
0000110	6	1000110	70
0000111	7	1000111	71
0001000	8	1001000	72
0001001	9	1001001	73
0001010	10	1001010	74
0001011	11	1001011	75
0001100	12	1001100	76
0001101	13	1001101	77
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	126
0111111	63	1111111	127

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HFP [4:0] / **HBP [6:0]:** The HFP [4:0] and HBP [6:0] bits specify the line number of horizontal front and back porch period respectively.

HFP [6:0] HBP [6:0]	Number of DOTCLK of the front/back porch
0000000	Setting prohibited
0000001	Setting prohibited
0000010	2
0000011	3
0000100	4
0000101	5
0000110	6
0000111	7
0001000	8
0001001	9
0001010	10
0001011	11
0001100	12
0001101	13
0001110	14
0001111	15

HFP [6:0] HBP [6:0]	Number of DOTCLK of front/back porch
0010000	16
0010001	17
0010010	18
0010011	19
0010100	20
0010101	21
0010110	22
0010111	23
0011000	24
0011001	25
0011010	26
0011011	27
0011100	28
0011101	29
:	:
1111111	127

*HBP need to setting more than 58 clock and less than 200 clocks in By-pass mode. There is 8 bit setting in HBP register.





Restriction	Set EXTC(C8h)=FF,93,42 to enable this command.								
Register Availability		Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes							
			Status	VFP [6:0]	Default VBP [6:0]	Value HFP [4:0]	HBP 6:01		
Default		Power	ON Sequence	7'h02h	7'h02h	5'h0Ah	7'h14h		
		SW Reset		7'h02h	7'h02h	5'h0Ah	7'h14h		
		H	W Reset	7'h02h	7'h02h	5'h0Ah	7'h14h		





8.3.7. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0									HEX		
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	1	XX	0	0	0	0	PTG [1:0] PT [1:0]			0A	
2 nd Parameter	1	1	1	XX	REV	GS	SS	SS SM ISC [3:0]					80
3 rd Parameter	1	1	1	XX	0	0	NL [5:0]					1D	
4 th Parameter	1	1	1	XX	0	0	PCDIV [5:0]					04	

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area					
0	0	0 Normal scan Set with the PT [2:0] bits						
0	1	Setting prohibited						
1	0	Interval scan	Set with the PT [2:0] bits					
1	1	Setting prohibited						

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

PT	[1:0]	Source output on non-display area
0	0	V63
0	1	V0
1	0	AGND
1	1	Hi-Z

SS: This bit controls MPU to memory write/read direction by column address order.

REV: Select whether the liquid crystal type is normally white type or normally black type.

Description

REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] ="10" to select interval scan.

Then scan cycle is set as odd number from $0\sim29$ frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	f _{FLM} = 60Hz
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms
1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms
1110	29 frames	493ms
1111	31 frames	527ms






GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1 → G240
1	G240 → G1

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.







NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

		NL J	[5:0]	LCD Drive Line		
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines
0	0	0	1	1	0	56 lines
0	0	0	1	1	1	64 lines
0	0	1	0	0	0	72 lines
0	1	0	0	1	1	160 lines
0	1	0	1	0	0	168 lines

		NL	[5:0]	LCD Driver Line		
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines
0	1	1	0	1	1	224 lines
0	1	1	1	0	0	232 lines
0	1 1 1 0 1				1	240 lines
		Oth	ers	Setting prohibited		

PCDIV [5:0]:

external fosc=
$$\frac{DOTCLK}{2 \times (PCDIV + 1)}$$

Restriction Set EXTC(C8h)=FF,93,42 to enable this command.

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

0	Default Value									
Status	PTG [1:0]	PT [1:0]	REV	GS	SS	SM	ISC [3:0]	NL [5:0]	PCDIV [5:0]	
Power ON Sequence	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0000	6'b1Dh	6'b04h	
SW Reset	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0000	6'b1Dh	6'b04h	
HW Reset	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0000	6'b1Dh	6'b04h	





8.3.8. Entry Mode Set (B7h)

B7h					E	TMOD (Entry Mod	e Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	1	B7h
Parameter	1	1	1	XX	0	0	0	0	0	GON	DTE	GAS	07
Description				tion control.	GAS 0 1 1 driver G1 - GON 0 0 1 1 1		G1~G320 V V	ole ble					
Restriction	Set EX	TC(C8h)	=FF,93,4	12 to enable t	his comma	ınd.							
						Status			Availal	hility			
				Normal	Mode ON		de OFF, SI	een OUT					
Register							ode ON, Sle		Yes				
Availability							de OFF, Sle						
•				Partial	Partial Mode ON, Idle Mode ON, Sleep OUT Yes								
						Sleep II	N		Yes	S			
Default					Sta Power ON SW F HW F	Sequen Reset	GON	efault Val DTE 1'b1 1'b1 1'b1	GAS 1'b1 1'b1 1'b1				





8.3.9. Backlight Control 1 (B8h)

B8h						Ва	acklig	ht Cor	ntrol 1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	0	B8h
Parameter	1	1	1	XX	0	0	0	0	TH_UI [3]	TH_UI [2]	TH_UI [1]	TH_UI [0]	0B
	тн_и [3	(UI) m		atio of max	ximum							in the user in	
			TH_UI	[3:0]		Descr	iption		TH_UI	[3:0]	Description		
Description			4'0h			99			4'8		84%		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			4'1h	1		98	%		4'9	h	82%		
			4'2h	1		96	%		4'A	h	80%		
			4'3h	1	94% 4'Bh		78%						
			4'4h	1		92% 4'Ch		76%					
			4'5h	1		90	%		4'Dh		74%		
			4'6h		88% 4'Eh 72%								
			4'7h	1		86	%		4'F	h	70%		
Restriction	Set EXTO	C(C8h)=FF	-,93,42 to	enable th	is com	mand.							
						Sta	atus			Availability	,		
				Normal	Mode	On, Idl	e Mod	e Off,	Sleep Out	Yes			
Register				Normal Mode On, Idle Mode On, Sleep Out Yes									
Availability				Partial Mode On, Idle Mode Off, Sleep Out Yes									
				Partial Mode On, Idle Mode On, Sleep Out Yes									
				Sleep In Yes									
Default				F	Power (N Rese	et	9	Default Va TH_UI [3: 4'b1011	0]			
					H\	N Res	et		4'b1011				



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



8.3.10. Backlight Control 2 (B9h)

B9h						Back	klight Con	trol 2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Parameter	1	1	1	XX	TH_MV [3]	TH_MV [2]	TH_MV [1]	TH_MV [0]	TH_ST [3]	TH_ST [2]	TH_ST [1]	TH_ST [0]	ВВ

TH_ST [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the still picture mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.


TH_ST [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_ST [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%

TH_MV [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the moving image mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.

TH_MV [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_MV [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





Restriction Set E	Set EXTC(C8h)=FF,93,42 to enable this command.							
			Status	Availability				
	N	lormal Mode O	n, Idle Mode Off, Sleep Out	Yes				
Register	N	lormal Mode O	n, Idle Mode On, Sleep Out	Yes				
Availability	F	Partial Mode O	n, Idle Mode Off, Sleep Out	Yes				
	F	Partial Mode O	n, Idle Mode On, Sleep Out	Yes				
	S	leep In		Yes				
			Default Va	llue				
	5	tatus	TH_MV [3:0]	TH_ST [3:0]				
Default	Power O	n Sequence	4'b1011	4'b1011				
	SW	Reset	No change	4'b1011				
	HW	Reset	4'b1011	4'b1011				





8.3.11. Backlight Control 3 (BAh)

BAh							Ba	cklig	ht Control 3				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Parameter	1	1	1	XX	0	0	0	0	DTH_UI [3]	DTH_UI [2]	DTH_UI [1]	DTH_UI [0]	04

DTH_UI [3:0]: This parameter is used set the minimum limitation of grayscale threshold value in User Icon (UI) image mode.

This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_UI [3:0]	Description
4'0h	252
4'1h	248
4'2h	244
4'3h	240
4'4h	236
4'5h	232
4'6h	228
4'7h	224

DTH_UI [3:0]	Description
4'8h	220
4'9h	216
4'Ah	212
4'Bh	208
4'Ch	204
4'Dh	200
4'Eh	196
4'Fh	192

Restriction Set EXTC (C8h)=FF,93,42 to enable this command

Register
Availability

Description

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Otation	Default Value					
Status	DTH_UI [3:0]					
Power On Sequence	4'b0100					
SW Reset	4'b0100					
HW Reset	4'b0100					



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



8.3.12. Backlight Control 4 (BBh)

BBh	Backlight Control 4												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	0	1	1	BBh
Parameter	1	1	1	XX	DTH_MV [3]	DTH_MV [2]	DTH_MV [1]	DTH_MV [0]	DTH_ST [3]	DTH_ST [2]	DTH_ST [1]	DTH_ST [0]	A8


DTH_ST [3:0]/DTH_MV [3:0]: This parameter is used set the minimum limitation of grayscale threshold value. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_ST [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'0h 4'1h 4'2h 4'3h 4'4h	200
4'7h	196

DTH_ST [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164

DTH_MV [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

DTH_MV [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164



Restriction | Set EXTC (C8h)=FF,93,42 to enable this command.





Normal Mode On,	Idle Mode Off, Sleep Out Idle Mode On, Sleep Out	Yes
· · · · · · · · · · · · · · · · · · ·	Idle Mode On, Sleep Out	
Partial Mode On		Yes
i artial Mode Off,	Idle Mode Off, Sleep Out	Yes
Partial Mode On,	Idle Mode On, Sleep Out	Yes
Sleep In		Yes
0	Default Va	llue
Status	DTH_MV [3:0]	DTH_ST [3:0]
Power On Sequence	4'b1010	4'b1000
SW Reset	No change	4'b1000
HW Reset	4'b1010	4'b1000
	Sleep In Status Power On Sequence SW Reset	Default Va







8.3.13. Backlight Control 5 (BCh)

BCh	Backlight Control 5												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	1	0	0	BCh
Parameter	1	1	1	XX	DIM2 [3]	DIM2 [2]	DIM2 [1]	DIM2 [0]	0	DIM1 [2]	DIM1 [1]	DIM1 [0]	43

DIM1 [2:0]: This parameter is used to set the transition time of brightness level to avoid the sharp brightness transition on vision.



Description



DIM2 [3:0]: This parameter is used to set the threshold of brightness change.

When the brightness transition difference is smaller than DIM2 [3:0], the brightness transition will be ignored.

For example:

If | brightness B – brightness A| < DIM2 [2:0], the brightness transition will be ignored and keep the brightness A.

Restriction Set EXTC(C8h)=FF,93,42 to enable this command.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

	Otatora	Default Value				
	Status	DIM2 [3:0]	DIM1 [2:0]			
Default	Power On Sequence	4'b0100	4'b0011			
	SW Reset	No change	4'b0011			
	HW Reset	4'b0100	4'b0011			





8.3.14. Backlight Control 6 (BDh)

BDh		9		·			Bac	cklight Cor	ntrol 2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	0	1	1	1	1	0	1	BDh		
Parameter	1	1	↑	XX	0	0	0	0	0	LEDONR	LEDONPOL	LEDPWMPOL	00		
	LEDF	LEDPWMPOL: The bit is used to define polarity of LEDPWM signal.													
					BL	LEDPWN	/IPOL		LEDPV	/M pin					
					0	0			0						
					0	1			1						
					1	0		Origina	l polarity	of PWM si	gnal				
					1	1		Inverse	d polarity	of PWM s	gnal				
	LEDO	ONPOL	: This b	it is used		ntrol LEDC			1500						
					BL	LEDON	POL		LEDON	l pin					
Description					0	0			0						
					0	1			1 1	ND					
					1	0		l	LEDO						
					1	1		In	versed L	EDONR					
	LEDO	ONR: II	nis bit is	s used to o	contro	LEDON LEDONR 0 1		De	scription Low High						
Restriction	Set E	XTC(C	8h)=FF,	93,42 to	o enal	ole this cor	nmand								
							Sta	itus		Availa	ability				
					Nor	mal Mode	On, Idle	Mode Off,	Sleep O	ut Ye	es				
Register					Nor	mal Mode	On, Idle	On, Idle Mode On, Sleep Out Yes			es				
Availability					Par	tial Mode (On, Idle	Mode Off,	Sleep O	ut Ye	es				
					Par	tial Mode (On, Idle	, Idle Mode On, Sleep Out Yes			es				
					Slee	ep In				Ye	es				
									Default	Value					
					Statu	S	LE	OONR	LEDOI		EDPWMPOL				
Default				Power	On Se	equence		'b0	1'k		1'b0				
					W Re			'b0	1'b		1'b0				
					W Re		1	'b0	1'b		1'b0				
										•		_			



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



8.3.15. Backlight Control 7 (BEh)


BEh		Backlight Control 7											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	1	1	0	BEh
Parameter	1	1	1	XX	PWM_ DIV[7]	PWM_ DIV[6]	PWM_ DIV[5]	PWM_ DIV[4]	PWM_ DIV[3]	PWM_ DIV[2]	PWM_ DIV[1]	PWM_ DIV[0]	D0

PWM_DIV [7:0]: PWM_OUT output frequency control. This command is used to adjust the PWM waveform frequency of

PWM_OUT. The PWM frequency can be calculated by using the following equation.

$$f_{PWM_OUT} = \frac{16MHz}{(PWM_DIV[7:0]+1)\times255}$$

f_{РWM_ОUТ} 62.74 KHz PWM_DIV [7:0] 8'h0 31.38 KHz 8'h1 20.915KHz 8'h2 15.686KHz 8'h3 12.549 KHz 8'h4 249Hz 8'hFB 248Hz 8'hFC 247Hz 8'hFD 246Hz 8'hFE 245Hz 8'hFF



Note: The output frequency tolerance of internal frequency divider in CABC is ±10%

Restriction Set EXTC(C8h)=FF,93,42 to enable this command.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

 Status
 Default Value

 Power On Sequence
 PWM_DIV [7:0]=D0h

 SW Reset
 PWM_DIV [7:0]=D0h

 HW Reset
 PWM_DIV [7:0]=D0h





8.3.16. Power Control 1 (C0h)

C0h		PWCTRL 1 (Power Control 1)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	0	0	0	C0h
1 st Parameter	1	1	↑	XX	0	0	0		V	/RH1 [4:0]		09
2 nd Parameter	1 1 \(\) XX \(0 \) 0 \(0 \) VRH2 [4:0]							09					

VRH1[4:0]: Sets the VREG1OUT voltage for positive gamma

VRH1[4:0]	VREG10UT	VRH1[4:0]	VREG10UT
5'h00	Halt (Vreg1out =Hiz)	5'h10	1.209 x 3.80 = 4.594
5'h01	1.209 x 3.05 = 3.687	5'h11	1.209 x 3.85 = 4.655
5'h02	1.209 x 3.10 = 3.748	5'h12	1.209 x 3.90 = 4.715
5'h03	1.209 x 3.15 = 3.808	5'h13	1.209 x 3.95 = 4.776
5'h04	1.209 x 3.20 = 3.869	5'h14	1.209 x 4.00 = 4.836
5'h05	1.209 x 3.25 = 3.929	5'h15	1.209 x 4.05 = 4.896
5'h06	1.209 x 3.30 = 3.990	5'h16	1.209 x 4.10 = 4.957
5'h07	1.209 x 3.35 = 4.050	5'h17	1.209 x 4.15 = 5.017
5'h08	1.209 x 3.40 = 4.111	5'h18	1.209 x 4.20 = 5.078
5'h09	1.209 x 3.45 = 4.171	5'h19	1.209 x 4.25 = 5.138
5'h0A	1.209 x 3.50 = 4.232	5'h1A	1.209 x 4.30 = 5.199
5'h0B	1.209 x 3.55 = 4.292	5'h1B	1.209 x 4.35 = 5.259
5'h0C	1.209 x 3.60 = 4.352	5'h1C	1.209 x 4.40 = 5.320
5'h0D	1.209 x 3.65 = 4.413	5'h1D	1.209 x 4.45 = 5.380
5'h0E	1.209 x 3.70 = 4.473	5'h1E	1.209 x 4.50 = 5.441
5'h0F	1.209 x 3.75 = 4.534	5'h1F	1.209 x 4.55 = 5.501

VRH2[4:0]: Sets the VREG2OUT voltage for negative gamma

Description

. /=			
VRH2[4:0]	VREG2OUT	VRH2[4:0]	VREG2OUT
5'h00	Halt (Vreg2out =Hiz)	5'h10	1.209 x 3.80 = -4.594
5'h01	1.209 x 3.05 = -3.687	5'h11	1.209 x 3.85 = -4.655
5'h02	1.209 x 3.10 = -3.748	5'h12	1.209 x 3.90 = -4.715
5'h03	1.209 x 3.15 = -3.808	5'h13	1.209 x 3.95 = -4.776
5'h04	1.209 x 3.20 = -3.869	5'h14	1.209 x 4.00 = -4.836
5'h05	1.209 x 3.25 = -3.929	5'h15	1.209 x 4.05 = -4.896
5'h06	1.209 x 3.30 = -3.990	5'h16	1.209 x 4.10 = -4.957
5'h07	1.209 x 3.35 = -4.050	5'h17	1.209 x 4.15 = -5.017
5'h08	1.209 x 3.40 = -4.111	5'h18	1.209 x 4.20 = -5.078
5'h09	1.209 x 3.45 = -4.171	5'h19	1.209 x 4.25 = -5.138
5'h0A	1.209 x 3.50 = -4.232	5'h1A	1.209 x 4.30 = -5.199
5'h0B	1.209 x 3.55 = -4.292	5'h1B	1.209 x 4.35 = -5.259
5'h0C	1.209 x 3.60 = -4.352	5'h1C	1.209 x 4.40 = -5.320
5'h0D	1.209 x 3.65 = -4.413	5'h1D	1.209 x 4.45 = -5.380
5'h0E	1.209 x 3.70 = -4.473	5'h1E	1.209 x 4.50 = -5.441
5'h0F	1.209 x 3.75 = -4.534	5'h1F	1.209 x 4.55 = -5.501





Restriction	Set EXTC(C8h)=FF,93,42 to enable this command.					
			Status			Availability
		Nor	mal Mode ON, Idle Mode	e OFF, Sleep (TUC	Yes
Register		Noi	rmal Mode ON, Idle Mod	e ON, Sleep C	TUC	Yes
Availability		Par	rtial Mode ON, Idle Mode	OFF, Sleep C	DUT	Yes
		Partial Mode ON, Idle Mode ON, Sleep OUT				Yes
		Sleep IN				Yes
			0	Defaul	t Valu	е
			Status	VRH1 [4:0]	VRH	H2 [4:0]
Default			Power ON Sequence	5'b01001	5'b	01001
			SW Reset	5'b01001	5'b	01001
			HW Reset	5'b01001	5'b	01001





8.3.17. Power Control 2 (C1h)

C1h		PWCTRL 2 (Power Control 2)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h
Parameter	1	1	1	XX	0		VC[2:0]		0		BT [2:0]		00

BT [3:0]: Sets the factor used in the step-up circuits.

Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.

E	3T [2 C)]	DDVDH	DDVDL	VCL	VGH	VGL
0	0	0					-VCI1 x 5
0	0	1				VCI1 x 6	-VCI1 x 4
0	1	0					-VCI1 x 3
0	1	1	1/014 0	(1/014)/01)	V/O14		-VCI1 x 5
1	0	0	VCI1 x 2	-(VCI1-VCL)	-VCI1	VCI1 x 5	-VCI1 x 4
1	0	1					-VCI1 x 3
1	1	0				V(014 · · · 4	-VCI1 x 4
1	1	1				VCI1 x 4	-VCI1 x 3

Description

Note1: Make sure that DDVDH setting restriction: DDVDH \leq 6.0 V.

2: Make sure that VGH and VGL setting restriction: VGH -VGL \leq 32 V.

VC [3:0]: Sets VCI1 regulator voltage.

'	/C [3:	0]	VCI1 Voltage
0	0	0	External VCI
0	0	1	2.6V
0	1	0	2.5V
0	1	1	2.4V
1	0	0	2.3V
1	0	1	2.2V
1	1	0	2.1V
1	1	1	2.0V

Note: Do not set any higher VCI1 level than VCI - 0.2V.

Restriction Set EXTC(C8h)=FF,93,42 to enable this command.

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otatus	Default Value				
Status	VC[2:0]	BT [2:0]			
Power ON Sequence	3'b000	3'b000			
SW Reset	3'b000	3'b000			
HW Reset	3'b000	3'b000			





8.3.18. Power Control 3 (For Normal Mode) (C2h)

C2h	PWCTRL 3 (Power Control 3)																	
	D/CX	RDX	١	WRX	D1	17-8	D7	D6	Τ	D5	T	D4	Т	D3	D2	D1	D0	HEX
Command	0	1		1)	ΚX	1	1		0		0		0	0	1	0	C2h
Parameter	1	1		1)	ΚX	1		DCA1 [2:0]							B2		
Description	DCA0 frequent Adjust DCA1 frequent	[2:0]: ncy en the fre [2:0]: ncy en the fre DCA 0 0 0 1	hance quer Sele hance quer 0 [2: 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	ces the next takeney t	ne opera e drivabi king the e opera e drivabi	ating free lity of th trade-off ting freq lity of th trade-off cycle for Prof 1/8 1/4 1/2	ep-u and lay -up	DCA1 [2:0] DCA1 [2:0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0] DCA1 [0]				lay but rent cor ormal m lay but rrent cor	nsumptio cle for st Proh	DCA0 [2:0] The higher step-up or ases the current consulption into account. The higher step-up or ases the current consulption into account. Or step-up circuit 2/3/4 Prohibit 1/8 H 1/4 H 1/2 H 1 H				
		-	0	0		2 H 4 H				1	0	0						
		-	1	1		8				1	1 0 Prohibit 1 1 Prohibit							
Restriction	Set EX	TC(C8	h)=F	F,93,	42 to 6	enable th	is comma	ınd.										
						Normal I	Mode ON	Status Idle Mo		OFF, S	Slee	ep OL	JT	Availat Yes				
Register						Normal	Mode ON	, Idle Mo	de	ON, S	lee	p OU	Т	Yes	3			
Availability						Partial N	∕lode ON,	Idle Mod	de (OFF, S	lee	p OU	Т	Yes	3			
		Idle Mo	de	ON, S	eep	OU'	T	Yes	3									
								Sleep II	N					Yes	3			
	Default Value																	
							Statu	S		DCA0				1 [2:0]				
Default						Pov		3'b010 3'b011										
								3'b010 3'b011										
							HW Re	set		3'b0	10		3'b	011				





8.3.19. Power Control 4 (For Idle Mode) (C3h)

C3h	PWCTRL 4 (Power Control 4)																	
	D/CX	RDX	WR	Х	D17-8	D7	D6	T	D5	Ι	D4		D3	D2	D1	D0	HEX	
Command	0	1	1		XX	1	1		0		0		0	0	1	1	C3h	
Parameter	1	1	1		XX	1		DCB1 [2:0]					0 DCB0 [2:0]					
Description	DCB0 [2:0]: Selects the operating frequency of the step-up circuit 1 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account. DCB1 [2:0]: Selects the operating frequency of the step-up circuit 2/3/4 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.													ljust the				
Boompaon		DCB0 [2:0] Step-up cycle for step-up circuit 1								31 [2	o-01	Ste	n-un cv	cle for	step-up cir	cuit 2/3/4		
) 0	Otop u	Prohibit				0	0	0	Olo	p up oy		ohibit			
		0 () 1		1/8				0	0	1	1/8 H					=	
		0 -	0		1/4	Н			0	1	0	1/4 H						
		0 -	_		1/2			0	1	1		1/2 H						
			0		1				1	0	1	1 H						
	1 0 1					2 H						Prohibit						
		1 .	-	4 H					1	1	1		Prohibit Prohibit					
					81	1			1	1				Pro	DNIDIL]	
Restriction	Set EX	TC(C8I	n)=FF,9	3,42 to	enable th	is comma	nd.											
							Status						Availab	oility				
Register						/lode ON,							Yes					
_						Mode ON							Yes					
Availability						1ode ON,							Yes					
	Partial Mode ON, Idle Me																	
				l			Оісср іі	<u> </u>					100	,				
	Status Default Value																	
			•		DCB0 [2:0] DCB1 [2:0]													
Default					Pov	ver ON Se	•		3'b0	10		3'b	011					
						SW Res		-	3'b0		_		011					
						H/W Re	set		3'b0	10		3'b	011]				





8.3.20. Power Control 5 (For Partial Mode) (C4h)

PWCTRL 5 (Power Control 5)														
D/CX	RDX	WRX	X D17-8	D7	D6	D5	5	D4		D3	D2	D1	D0	HEX
0	1	1	XX	1	1	0		0		0	1	0	0	C4h
1	1	1	XX	1		DCC1 [2:0]						DCC0 [2:0	0]	B2
frequer Adjust DCC1 frequer	DCC0 [2:0]: Selects the operating frequency of the step-up circuit 1 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumant. Adjust the frequency taking the trade-off between the display quality and the current consumption into account. DCC1 [2:0]: Selects the operating frequency of the step-up circuit 2/3/4 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumant. Adjust the frequency taking the trade-off between the display quality and the current consumption into account. DCC0 [2:0] Step-up cycle for step-up circuit 1 0 0 0 Prohibit 0 0 1 Step-up cycle for step-up circuit 1 0 0 0 Prohibit 0 0 1 1/8 H 0 1 1/4 H 0 1 1 1/2 H 1 0 0 1 1 Prohibit 1 0 1 Prohibit											perating imption.		
0 . 5	1 1 1 8 H 1 1 1 Prohibit													
Set EX	TC(C8h)=FF,93	3,42 to enable th	is comma	nd.									
Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes														
			L						1					
Default Value														
			Pov	SW Res	set	3'	b010		3'b(011	-			
	0 1 DCC0 frequer Adjust DCC1 frequer Adjust	0 1 1 1 DCC0 [2:0]: S frequency enha Adjust the frequency enha Adjust the frequency enha Adjust the frequency enha Adjust the frequency enha 1 0 0 1 0 1 1 0 1 1 0 1 1 1	O 1 ↑ ↑ I 1 ↑ ↑ DCC0 [2:0]: Selects frequency enhances to the frequency to the frequency to the frequency enhances to the frequency enhances to the frequency enhances to the frequency to the	O 1 ↑ XX 1 1 1 ↑ XX DCC0 [2:0]: Selects the operating free frequency enhances the drivability of the Adjust the frequency taking the trade-off DCC1 [2:0]: Selects the operating frequency enhances the drivability of the Adjust the frequency taking the trade-off DCC0 [2:0] Step-up cycle for 0 0 0 Probing 1/8 DCC0 [2:0] Step-up cycle for 0 0 1 1/4 O 1 1 1 1/2 1 0 0 1 1/4 O 1 1 1 1/2 1 1 0 1 2 1/4 Set EXTC(C8h)=FF,93,42 to enable the Normal M	D/CX RDX WRX D17-8 D7 0 1 ↑ XX 1 1 1 ↑ XX 1 DCC0 [2:0]: Selects the operating frequency of frequency enhances the drivability of the step-up Adjust the frequency taking the trade-off between DCC1 [2:0]: Selects the operating frequency of frequency enhances the drivability of the step-up Adjust the frequency taking the trade-off between DCC0 [2:0] Step-up cycle for step-up COC	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ XX 1 1 1 1 ↑ XX 1 DCC0 [2:0]: Selects the operating frequency of the step frequency enhances the drivability of the step-up circuit and Adjust the frequency taking the trade-off between the display the frequency enhances the drivability of the step-up circuit and Adjust the frequency taking the trade-off between the display the frequency enhances the drivability of the step-up circuit and Adjust the frequency taking the trade-off between the display the frequency taking the trade-off between the display to a control of the step-up circuit 1 DCC0 [2:0] Step-up cycle for step-up circuit 1 DCC0 [2:0] Step-up cycle for step-up circuit 1 Prohibit DCC0 [2:0] Step-up cycle for step-up circuit 1 DCC0 [2:0] Ste	D/CX RDX WRX D17-8 D7 D6 D8 0 1 ↑ XX 1 1 0 1 1 ↑ XX 1 1 0 1 1 ↑ XX 1 1 0 DCC1 DCC0 [2:0]: Selects the operating frequency of the step-up of frequency enhances the drivability of the step-up circuit and the Adjust the frequency taking the trade-off between the display quant frequency enhances the drivability of the step-up circuit and the Adjust the frequency taking the trade-off between the display quant frequency enhances the drivability of the step-up circuit and the Adjust the frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency taking the trade-off between the display quant frequency of the step-up circuit and the Adjust the frequency frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circuit and the Adjust the frequency of the step-up circu	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑ XX 1 1 0 1 1 ↑ XX 1 1 0 1 1 ↑ XX 1 DCC1 [2:0] DCC0 [2:0]: Selects the operating frequency of the step-up circuit and the quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency taking the trade-off between the display quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequency of the step-up circuit and the quality and the frequ	D/CX	Digital Digi	Digital Digi	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2	DCX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0





8.3.21. VCOM Control 1(C5h)

C5h		VMCTRL1 (VCOM Control 1)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	1	0	1	C5h
1 st Parameter	1	1 ↑ XX nVM VCM[6:0] F2									F2		

nVM: Selection the VCM setting.

- 0: NV Memory selected for VCM setting
- 1 : Register C5h for VCM setting, when NV memory is already programmed, nVM=1 will be valid when VCM[6:0] is set

VCM [6:0] is used to set factor to generate VCOM voltage from the reference voltage VREG2OUT.

	VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM
	00h	Prohibit	20h	VREG2OUT*0.439	40h	VREG2OUT*0.325	60h	VREG2OUT*0.211
	01h	VREG2OUT*0.550	21h	VREG2OUT*0.436	41h	VREG2OUT*0.322	61h	VREG2OUT*0.208
	02h	VREG2OUT*0.546	22h	VREG2OUT*0.432	42h	VREG2OUT*0.318	62h	VREG2OUT*0.204
	03h	VREG2OUT*0.543	23h	VREG2OUT*0.429	43h	VREG2OUT*0.315	63h	VREG2OUT*0.201
	04h	VREG2OUT*0.539	24h	VREG2OUT*0.425	44h	VREG2OUT*0.311	64h	VREG2OUT*0.197
	05h	VREG2OUT*0.536	25h	VREG2OUT*0.421	45h	VREG2OUT*0.307	65h	VREG2OUT*0.193
	06h	VREG2OUT*0.532	26h	VREG2OUT*0.418	46h	VREG2OUT*0.304	66h	VREG2OUT*0.190
	07h	VREG2OUT*0.528	27h	VREG2OUT*0.414	47h	VREG2OUT*0.300	67h	VREG2OUT*0.186
	08h	VREG2OUT*0.525	28h	VREG2OUT*0.411	48h	VREG2OUT*0.297	68h	VREG2OUT*0.183
	09h	VREG2OUT*0.521	29h	VREG2OUT*0.407	49h	VREG2OUT*0.293	69h	VREG2OUT*0.179
	0Ah	VREG2OUT*0.518	2Ah	VREG2OUT*0.404	4Ah	VREG2OUT*0.290	6Ah	VREG2OUT*0.176
	0Bh	VREG2OUT*0.514	2Bh	VREG2OUT*0.400	4Bh	VREG2OUT*0.286	6Bh	VREG2OUT*0.172
Description	0Ch	VREG2OUT*0.511	2Ch	VREG2OUT*0.397	4Ch	VREG2OUT*0.282	6Ch	VREG2OUT*0.168
Description	0Dh	VREG2OUT*0.507	2Dh	VREG2OUT*0.393	4Dh	VREG2OUT*0.279	6Dh	VREG2OUT*0.165
	0Eh	VREG2OUT*0.504	2Eh	VREG2OUT*0.389	4Eh	VREG2OUT*0.275	6Eh	VREG2OUT*0.161
	0Fh	VREG2OUT*0.500	2Fh	VREG2OUT*0.386	4Fh	VREG2OUT*0.272	6Fh	VREG2OUT*0.158
	10h	VREG2OUT*0.496	30h	VREG2OUT*0.382	50h	VREG2OUT*0.268	70h	VREG2OUT*0.154
	11h	VREG2OUT*0.493	31h	VREG2OUT*0.379	51h	VREG2OUT*0.265	71h	VREG2OUT*0.151
	12h	VREG2OUT*0.489	32h	VREG2OUT*0.375	52h	VREG2OUT*0.261	72h	VREG2OUT*0.147
	13h	VREG2OUT*0.486	33h	VREG2OUT*0.372	53h	VREG2OUT*0.258	73h	VREG2OUT*0.143
	14h	VREG2OUT*0.482	34h	VREG2OUT*0.368	54h	VREG2OUT*0.254	74h	VREG2OUT*0.140
	15h	VREG2OUT*0.479	35h	VREG2OUT*0.364	55h	VREG2OUT*0.250	75h	VREG2OUT*0.136
	16h	VREG2OUT*0.475	36h	VREG2OUT*0.361	56h	VREG2OUT*0.247	76h	VREG2OUT*0.133
	17h	VREG2OUT*0.471	37h	VREG2OUT*0.357	57h	VREG2OUT*0.243	77h	VREG2OUT*0.129
	18h	VREG2OUT*0.468	38h	VREG2OUT*0.354	58h	VREG2OUT*0.240	78h	VREG2OUT*0.126
	19h	VREG2OUT*0.464	39h	VREG2OUT*0.350	59h	VREG2OUT*0.236	79h	VREG2OUT*0.122
	1Ah	VREG2OUT*0.461	3Ah	VREG2OUT*0.347	5Ah	VREG2OUT*0.233	7Ah	VREG2OUT*0.119
	1Bh	VREG2OUT*0.457	3Bh	VREG2OUT*0.343	5Bh	VREG2OUT*0.229	7Bh	VREG2OUT*0.115
	1Ch	VREG2OUT*0.454	3Ch	VREG2OUT*0.340	5Ch	VREG2OUT*0.225	7Ch	VREG2OUT*0.111
	1Dh	VREG2OUT*0.450	3Dh	VREG2OUT*0.336	5Dh	VREG2OUT*0.222	7Dh	VREG2OUT*0.108
	1Eh	VREG2OUT*0.446		VREG2OUT*0.332	5Eh	VREG2OUT*0.218	7Eh	VREG2OUT*0.104
	1Fh	VREG2OUT*0.443	3Fh	VREG2OUT*0.329	5Fh	VREG2OUT*0.215	7Fh	Prohibit

Restriction Set EXTC(C8h)=FF,93,42 to enable this command.

Register	
Availability	

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

0	Default Value					
Status	VCM[6:0]	nVM				
Power ON Sequence	7'b1110010	1'b1				
S/W Reset	7'b1110010	1'b1				





8.3.22. Get GPIO0~7 Status (C6h)

C6h		Get GPIO0~7 Status											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	1	1	0	C6h
1 st Parameter	1	1	1	XX	X	Χ	X	X	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX				GPI	[7:0]				00
	GPI[7:0]	get the Gl	PIO0~7 inp	out configur	ation cor	responder	nt with re	gister GPI	bit 0 ~ 7.				
		0 : logic	low input										
Description		1 : logic High input											
			,gp.										
Restriction	Set EXT	C(C8h)=FF	,93,42 to	enable this	s commar	nd.							
			_										
						Status			Availab	ility			
5				Normal M	lode ON,	Idle Mode	OFF, SI	eep OUT	Yes				
Register				Normal M	lode ON,	Idle Mode	e ON, Sle	eep OUT	Yes				
Availability				Partial M	ode ON, I	dle Mode	OFF, SI	eep OUT	Yes				
				Partial M	lode ON,	Idle Mode	ON, Sle	ep OUT	Yes				
						Sleep IN			Yes				
							_ n	efault Valu	10				
					S	tatus	<u> </u>	GPI[7:0]	ie –				
Default					Power O	N Seguen	ice	7'h00h					
						Reset		7'h00h					
						Reset		7'h00h					
				_									





8.3.23. Set GPIO0~7 Status (C7h)

Set GPIO0~7 Status												
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0	1	1	XX	1	1	0	0	0	1	1	1	C7h
1	1	1	XX				GPC	[7:0]				00
1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	ΙE	OEB	02
_	0 : GP 1 : GP	IO output i	s logic low s logic Hig	h	OEB 0	Enable (GPIO out	out				
SET EXT	C (C8h)=I	FF,93,42	to enable	this comr	nand.							
					Status	3		Availal	oility			
			Normal I	Mode ON	, Idle Mo	ode OFF, SI	eep OUT	Yes	5			
			Normal	Mode ON	, Idle M	ode ON, Sle	ep OUT	Yes	3			
								Yes	5			
			Partial I	Mode ON			ep OUT	Yes	3			
					Sleep I	N		Yes	3			
				Status								
			Powe	r ON Seq	uence	7'h00h	1'b0	1'b0				
						7'h00h	1'b0	1'b0				
						7'h00h	1'b0					
	0 1 1 GPO[7:0	0 1 1 1 1 1 GPO[7:0] : Setting 0 : GP 1 : GP	0 1 ↑ 1 1 ↑ 1 1 ↑ GPO[7:0] : Setting the GPIO 0 : GPIO output is 1 : GPIO output is	0 1 ↑ XX 1 1 ↑ XX GPO[7:0] : Setting the GPIO output cor 0 : GPIO output is logic low 1 : GPIO output is logic Hig IE/OEB : Control the GPO output direction SET EXTC (C8h)=FF,93,42 to enable Normal Normal Partial Normal Partial Normal Partial Normal Normal Partial Normal Partial Norma	0 1 ↑ XX 1 1 1 ↑ XX X 1 1 ↑ XX X GPO[7:0] : Setting the GPIO output configuration 0 : GPIO output is logic low 1 : GPIO output is logic High IE/OEB : Control the GPO output direction IE 0 1 SET EXTC (C8h)=FF,93,42 to enable this common logic mode on	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ XX 1 1 1 1 ↑ XX 1 1 1 ↑ XX X X GPO[7:0] : Setting the GPIO output configuration 0 : GPIO output is logic low 1 : GPIO output is logic High IE/OEB : Control the GPO output direction IE OEB	D/CX	D/CX	D/CX	D/CX	D/CX	D/CX





8.3.24. Set EXTC (C8h)

C8h				SETEXTC (Set EXTC)									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	1	0	0	0	C8h
1 st Parameter	1	1	1	XX				EXTO	1[7:0]				00
2 nd Parameter	1	1	1	XX				EXTO	2[7:0]				00
3 rd Parameter	1	1	1	XX				EXTO	3[7:0]				00
Description	Turn on	urn on the external command if setting EXTC1[7:0] = 0xFF, EXTC2[7:0] = 0x93, and EXTC3[7:0] = 0x42											
Restriction													
Register Availability		Status Availability Normal Mo e ON, Idle Mode OFF, Sleep OUT Yes Normal Mo e ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes											
Default				Power ON	atus I Sequenc Reset Reset	е	C1[7:0] 00h 00h 00h	Default EXTC2 00h 00h	?[7:0] n	EXTC3[7: 00h 00h 00h	0]		





8.3.25. NV Memory Write (D0h)

D0h		NVMWR (NV Memory Write)													
	D/CX	RDX	WRX	D17-	8	D7	Т	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX		1		1	0	1	0	0	0	0	D0h
1 st Parameter	1	1	1	XX		0		0	0	0		PGM_A	DR [3:0]		00
2 nd Parameter	1	1	↑	XX						PGM_	DATA [7:0]				XX
	[7:0] wi	ill progra	mmed to	NV memo	ry.		•				ITP operat		formation	of PGM_	_DATA
I				F	PGM_	ADR [3	:0]	Progra	ammed N	V Mem	ory Selection	on			
Description				(0 0	0	0		ID1 pr	ogramn	ning				
Description				(0	0	1		ID2 pr	ogramn	ning				
				(0	1	0		ID3 pr	ogramn	ning				
				() 1	0	0		VMF [6:0						
		1 0 0 MADCTL programming													
		Others Reserved													
Restriction				rogramme			mano	 d.							
							S	Status			Availa	oility			
				No	mal N	lode O	N, Id	le Mod	e OFF, SI	eep OU	T Yes	S			
Register				No	rmal N	/lode C	N, Id	lle Mod	le ON, Sle	eep OU	T Yes	3			
Availability				Pa	rtial M	ode O	V, Idl	e Mode	OFF, SI	eep OU	T Yes	3			
				Pa	ırtial N	lode O	N, Id	le Mod	e ON, Sle	ep OU	Yes	3			
							SI	eep IN			Yes	3			
		Default Value													
					St	atus		PGI	M_ADR [3:0] P	GM_DATA	[7:0]			
Default				Pov	ver Ol	l Sequ	ence		4'b0000		MTP valu	e			
					SW	Reset			4'b0000		MTP valu	e			
					HW	Reset			4'b0000		MTP valu	е			





8.3.26. NV Memory Protection Key (D1h)

D1h		NVMPKEY (NV Memory Protection Key)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	0	1	D1h
1 st Parameter	1	1	1	XX				KEY [2	3:16]				55h
2 nd Parameter	1	1	1	XX				KEY [15:8]				AAh
3 rd Parameter	1	1	1	XX				KEY	7:0]				66h
Description	0x55A	EY [23:0]: NV memory programming protection key. When writing MTP data to D1h, this register must be set to 55AA66h to enable MTP programming. If D1h register is not written with 0x55AA66h, then NV memory programming will aborted.											
Restriction	Set EX	et EXTC (C8h)=FF,93,42 to enable this command.											
Register Availability				Norma Partial	al Mode C Mode Ol	N, Idle M	lode OFF, lode ON, ode OFF, lode ON,	Sleep OUT Sleep OUT Sleep OUT Sleep OUT	Availal Yes Yes Yes Yes	6 6 6 6			
Default					Power O	tatus N Sequel Reset	KE	Default Value Y [23:0]=55/ Y [23:0]=55/ Y [23:0]=55/	AA66h AA66h				





8.3.27. NV Memory Status Read (D2h)

D2h		RDNVM (NV Memory Status Read)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	1	0	D2h
1 st Parameter	1	1	1	XX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	XX
2 nd Parameter	1	↑	1	XX	MADCT	TL_CNT :0]	ID3_ [1	CNT :0]	ID2_ [1	CNT :0]	ID1_ [1	CNT :0]	XX
3 rd Parameter	1	1	1	XX	BUSY	0	0	0	0	VIV	IF_CNT [2:0]	XX

ID1_CNT [1:0] / ID2_CNT [1:0] / ID3_CNT [1:0] /MADCTL_CNT [1:0]: NV memory program record. The bits will increase

"+1" automatically after writing the PGM_DATA [7:0] to NV memory.

ID1_CNT [1:0]	Description	
ID3_CNT [1:0] / M	MADCTL_CNT [1:0]	
Sta	tus	Availability
0	0	No Programmed
0	1	Programmed 1 time
1	1	Programmed 2 times

VMF_CNT [2:0]: NV memory program record. The bits will increase "+1" automatically after writing the PGM_DATA [7:0] to

Description

NV memory.

IV	ИF	_CNT	[2:0]	Description
		Status		Availability
0		0	0	No Programmed
0		0	1	Programmed 1 time
0		1	1	Programmed 2 times
1	1 1 1			Programmed 3 times

BUSY: The status bit of NV memory programming.

BUSY	The Status of NV Memory
0	ldle
1	Busy

Restriction Set EXTC (C8h)=FF,93,42 to enable this command.

Register Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otatua	Default Value											
Status	MADCTL_CNT	ID3_CNT	ID2_CNT	ID1_CNT	VMF_CNT	BUSY						
Power ON Sequence	X	X	X	X	X	Х						
SW Reset	X	X	Х	Х	Х	Х						
HW Reset	X	X	X	Х	X	Х						





8.3.28. Read ID4 (D3h)

D3h		RDID4 (Read ID4)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	1	1	D3h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Χ	Х	X	Х	XX
2 nd Parameter	1	1	1	XX	0	0	0	0	0	0	0	0	00h
3 rd Parameter	1	1	1	XX	1	0	0	1	0	0	1	1	93h
4 th Parameter	1	1 1 XX 0 1 0 0 0 0 1 0 42h										42h	
	Read I	ead IC device code.											
Description	The 1 st	e 1 st parameter is dummy read period.											
	The 4 th	parame	eter mean	the IC model na	ame.								
Restriction	Set EX	et EXTC (C8h)=FF,93,42 to enable this command.											
						Status			Availa				
Register								leep OUT					
riegister					Mode ON			•	Ye				
Availability					∕lode ON,				Ye				
				Partial I	Mode ON		•	eep OUT	Ye				
						Sleep IN			Ye	S			
						Status		efault Val	ue				
Default					Power	ON Sequ	ence 2	4'h00934	2h				
Delault					S	W Reset	2	4'h00934	2h				
					Н	IW Reset	2	4'h00934	2h				
Ì													





8.3.29. Get External Register for SPI (D9h)

Command 1 st Parameter	D/CX 0 1	RDX 1	WRX	D17-8	D7	D6	T ==	Τ		1	1	1				
Command 1 st Parameter	0				D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX											
1 st Parameter				XX	1	1	0	1	1	0	0	1	D9h			
		1	1	XX	0	0	0	ENSPI			ORD [3:0		00			
Description				used to enable	Read 1. ENAI 2	Set RI BLE SPI . Set Ord RXXh I	meter of the second sec	and by SPI eter Nh emal Register N for eter command read out is	I register		g this ordi	nal numb	er.			
Restriction	Set EX	TC (C8h	1)=FF,93,42	2 to enable the	nis comma	ınd.										
						Status			Availab	oility						
				Normal I	Mode ON,		de OFF, S	Sleep OUT	Yes							
Register				Normal	Mode ON,	Idle Mo	de ON, S	leep OUT	Yes	3						
Availability					Mode ON, I				Yes	3						
				Partial I	Mode ON,			eep OUT	Yes	3						
						Sleep IN	١		Yes	3						
				Powe	Status r ON Sequ		ENSPI 1'b0	Default Valu SPI_EXT_ 4'b0	ORD [3:0	0]						
Default					SW Reset		1'b0	4'b0	0000							
Default																





8.3.30. Positive Gamma Correction (E0h)

E0h		PGAMCTRL (Positive Gamma Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
1 st Parameter	1	1	1	XX	Х	Χ	Χ	Х		VP0	[3:0]		00
2 nd Parameter	1	1	1	XX	X X VP1 [5:0]								
3 rd Parameter	1	1	↑	XX	Х	Х			VP2	[5:0]			08
4 th Parameter	1	1	1	XX	X	Х	Х	X		VP4	[3:0]		04
5 th Parameter	1	1	1	XX	X	Х	Х			VP6 [4:0]			13
6 th Parameter	1	1	1	XX	X	Х	Χ	X		VP13	[3:0]		0A
7 th Parameter	1	1	1	XX	X			١	/P20 [6:0]				34
8 th Parameter	1											8A	
9 th Parameter	1										46		
10 th Parameter	1	1	1	XX	Х	Х	Χ	Х		VP50	[3:0]		07
11 th Parameter	1	1	1	XX	Х	X	Χ		١	/P57 [4:0]			0E
12 th Parameter	1	1	1	XX	Х	Х	Χ	X		VP59	[3:0]		0A
13 th Parameter	1	1	1	XX	Х	Χ			VP61	[5:0]			1B
14 th Parameter	1	1	1	XX	Х	XX			VP62	[5:0]			1D
15 th Parameter	1	1	1	XX	Χ	Х	Х	Χ		VP63	[3:0]		0F
Description	Set the	gray so	cale volta	ge to adjust the	e gamma	character	stics of th	e TFT par	iel.				
Restriction	Set EX	TC (C8	h)=FF,93	3,42 to enable	this com	mand.							
						Status			Availal				
Register								leep OUT	Yes				
								leep OUT	Yes				
Availability								leep OUT	Yes				
				Partia	Mode Of			eep OUT	Yes				
						Sleep II	V		Yes	5			
Default													





8.3.31. Negative Gamma Correction (E1h)

E1h		NGAMCTRL (Negative Gamma Correction)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	1	XX	Χ	Χ	Х	Х		VN0	[3:0]		00
2 nd Parameter	1	1	1	XX	Χ	Χ			VN1	[5:0]			22
3 rd Parameter	1	1	1	XX	Х	Χ			VN2	[5:0]			25
4 th Parameter	1	1	1	XX	Х	Χ	Х	X		VN4	[3:0]		04
5 th Parameter	1	1	1	XX	Х	Х	X			VN6 [4:0]			0F
6 th Parameter	1	1	1	XX	Х	Χ	Χ	X		VN13	[3:0]		06
7 th Parameter	1	1	1	XX	X			١	/N20 [6:0]				38
8 th Parameter	1	1	1	XX		VN36	[3:0]			VN27	[3:0]		56
9 th Parameter	1	1	↑ XX X VN43 [6:0]									4B	
10 th Parameter	1	1	1	XX	Х	Χ	Χ	Х		VN50	[3:0]		05
11 th Parameter	1	1	1	XX	Х	Χ	Χ		\	/N57 [4:0]			0C
12 th Parameter	1	1	1	XX	Х	Χ	Χ	X		VN59	[3:0]		0A
13 th Parameter	1	1	1	XX	Х	Χ			VN61	[5:0]			37
14 th Parameter	1	1	1	XX	Х	Х			VN62	[5:0]			ЗА
15 th Parameter	1	1	↑	XX	Х	Χ	Χ	Χ		VN63	[3:0]		0F
Description Restriction				ige to adjust the			stics of th	e TFT par	nel.				
						Status			Availal	oility			
				Norma	Mode ON	I, Idle Mo	de OFF, S	Sleep OUT	Yes	3			
Register				Norma	l Mode Ol	N, Idle Mo	de ON, S	leep OUT	Yes	3			
Availability				Partial	Mode ON	l, Idle Mod	de OFF, S	leep OUT	Yes	3			
,				Partia	Mode ON	l, Idle Mo	de ON, SI	eep OUT	Yes	3			
						Sleep II	N		Yes	3			
Default													





8.3.32. Digital Gamma Control 1 (E2h)

E2h		DGAMCTRL (Digital Gamma Control 1)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0		0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCA0	[3:0]				BCA	A0 [3:0]		XX
:	1	1	1	XX		RCAx	[3:0]				BCA	Ax [3:0]		XX
16 th Parameter	1	1	1	XX		RCA15	5 [3:0]				BCA	15 [3:0]		XX
Description					ment registe ment registe									
Restriction	Set EX	EXTC (C8h)=FF,93,42 to enable this command.												
Register Availability				Nor Par	mal Mode Of mal Mode O tial Mode ON tial Mode Of	N, Idle Mod	de ON, S e OFF, S le ON, S	leep C	OUT OUT	Availa Ye Ye Ye Ye	98 98 98 98			
Default					Stat Power ON SW R	Sequence leset	RCAx TB TB	D D	BCA	e Ax [3:0] FBD FBD				





8.3.33. Digital Gamma Control 2(E3h)

E3h		DGAMCTRL (Digital Gamma Control 2)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0		0	0	1	1	E3h
1 st Parameter	1	1	1	XX	XX RFA0 [3:0] BFA0 [3:0] XX									
:	1	1	↑	XX		RFAx	[3:0]				BF	Ax [3:0]		XX
64 rd Parameter	1	1	↑	XX		RFA63	[3:0]				BFA	63 [3:0]		XX
Description				icro-adjustm	_	-								
Restriction	Set EX	TC (C8l	n)=FF,93	,42 to enat	ole this com	ımand.								
Register Availability				Norm Parti	al Mode Of nal Mode O al Mode ON ial Mode Of	N, Idle Mod	de ON, S e OFF, S e ON, S	leep C	OUT OUT	Availa Ye Ye Ye Ye	es es es			
Default		Status Default Value RFAx [3:0] BFAx [3:0] Power ON Sequence TBD TBD SW Reset TBD TBD												
					HW F		TB			TBD	1			





8.3.34. Interface Control (F6h)

F6h		IFCTL (16bits Data Format Selection)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
1 st Parameter	1	1	↑	XX	MY_ EOR	MX_ EOR	MV_ EOR	0	BGR_ EOR	0	0	WE MODE	01
2 nd Parameter	1	1	1	XX	0	0	EPF [1]	EPF [0]	0	0	MDT [1]	MDT [0]	00
3 rd Parameter	1	1	1	XX	0	0	ENDIAN	0	DM [1]	DM [0]	RM	RIM	00

MY_EOR / MX_EOR / MV_EOR / BGR_EOR:

The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter.

MDT [1:0]: Select the method of display data transferring.

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.


WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.

ENDIAN	Data transfer Mode
0	Normal (MSB first, default)
1	Little Endian (LSB first)

Note: Little Endian is valid on only 65K 8-bit and 9-bit MCU interface mode.

Description



DM [1:0]: Select the display operation mode.

DM [1]	DM [0]	Display Operation Mode
0	0	Internal clock operation
0	1	RGB Interface Mode
1	0	VSYNC interface mode
1 1		Setting disabled

The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode.

However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.





RM: Select the interface to access the GRAM.


Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
_	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
1	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.



EPF [1:0]	Expand 16 bbp (R,G,B) to 18bbp (R,G,B)
00	MSB is inputted to LSB r [5:0] = {R [4:0], R [4]} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], B [4]}





		[n [4.0], i	on: B[4:0] =	= 5'h1F → r [5	5:0], b[5:0] = 6'	h3F					
		"1" is inp r [5:0] = g [5:0] = 10 b [5:0] = Exceptio R [4:0], I	{R [4:0] {G [5:0] {B [4:0] on:	o], 1} O]} O], 1}	5:0], b[5:0] = 6'	h00					
		Case 1: Case 2: Case 3:	R=Ğ=E R=B≠G R=G≠E	$G \to r [5:0] = {B \to $	[4:0] case: {R [4:0], G [0]}, {R [4:0], R [4]}, {R [4:0], G [0]}, {R [4:0], R [4]},	$g [5:0] = {G}$ $g [5:0] = {G}$	[5:0]}, b [5:0] [5:0]}, b [5:0]	= {B [4:0], B = {B [4:0], B	[0]} [0]}		
Restriction	Set "EX	(TC" turn on to enable	e this co	ommand							
			Nor	al Mode ON	Status I, Idle Mode OF	FF, Sleep Ol	Ava lab				
Register			Normal Mode ON, Idle Mode ON, Sleep OUT Yes								
Availability					, Idle Mode OF						
			Par	rtiai Mode ON	N, Idle Mode OI Sleep IN	JT Yes Yes					
					2.2-p		, .30				
	Г										İ
		Status		EDE (4.0)	MDT (4.6)		t Value	DM [1.0]	DM	DIM	
	-			EPF [1:0]	MDT [1:0]	ENDIAN	WEMODE	DM [1:0]	RM	RIM	
Default	-	Power ON Sequence	ce	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0	
		SW Reset		2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0	
		HW Reset		2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0	






9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (320x18x240 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 013Fh and page pointer is 0000h to 00EFh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)












9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 240, Scrolling Mode is undefined.






9.2.3. Vertical Scroll Example

9.2.4. Case1: TFA+VSA+BFA < 240

This setting is prohibited, unless unexpected picture will be shown.

9.2.5. Case2: TFA+VSA+BFA = 240 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.






VSCRSADD

TFA

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color




TFA








9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits D5, D6, and D7 as described below.



D5	D6	D7	CASET			PASET			
0	0	0	Direct to Physical Column F	Pointer	Direct to Phy	Direct to Physical Page Pointer			
0	0	1	Direct to Physical Column F	Pointer	Direct to (239	P-Physical Page Pointer)			
0	1	0	Direct to (319-Physical Col	umn Pointer)	Direct to Phy	sical Page Pointer			
0	1	1	Direct to (319-Physical Col	umn Pointer)	Direct to (239	P-Physical Page Pointer)			
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	sical Column Pointer			
1	0	1	Direct to (239-Physical Pag	e Pointer)	Direct to Phy	ect to Physical Column Pointer			
1	1	0	Direct to Physical Page Poi	nter	Direct to (319-Physical Column Pointer				
1	1	1	Direct to (239-Physical Pag	e Pointer)	Direct to (319	P-Physical Column Pointer)			
		Coi	ndition	Column	Counter	Page counter			
Whei	n RAMW	R/RAMF	RD command is accepted	Return to "Start column"		Return to "Start Page"			
	Comple	ete Pixel	Read/Write action	Increment by 1		No change			
The (Column v	/alues is	large than "End Column"	Return to "Start column" Increment by		Increment by 1			
The	e Page c	ounter is	large than "End Page"	Return to "Sta	art column"	Return to "Start Page"			

Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits D7, D6 and D5. The write order for each pixel unit is





D1	7	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R	5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data		IADCT aramet		Image in the Memory	Image in the Driver (Frame Memory)			
Direction	MV	MX	MY	(MCU)	mage in the 2 man (Frame memory)			
Normal	0	0	0	B	Memory(0,0) B Counter(0,0) E E			
Y-Mirror	0	0	1	B	Memory(0,0)			
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)			
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0)			
X-Y Exchange	1	0	0	B	Memor(0,0) Counter(0,0)			
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0)			
X-Y Exchange X-Mirror	1	1	0	B	Memory(0,0) - Counter(0,0)			
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	Memory(0,0)			






10. Tearing Effect Output

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 240 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.



10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
t_{vdl}	Vertical timing low duration			I	ms	
t_{vdh}	Vertical timing high duration	1000			us	
t _{hdl}	Horizontal timing low duration				us	
t _{hdh}	Horizontal timing high duration			500	us	

Note:

- 1. The timings in Table as above apply when MADCTL D4=0 and D4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.






11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:








11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.





12. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and IOVCC have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9342C will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" actives.





13. Power Level Definition

13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

- Normal Mode On (full display), Idle Mode On, Sleep Out.
 In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.





13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.






14. Gamma Curves Selection

ILI9342C provide four gamma curves (Gamma1.0, Gamma1.8, Gamma2.2 and Gamma2.5). The gamma curve can be selected by the GC0 to GC3 settings. determined

14.1. Gamma Default Values


Positive Gamma Control (E0h)







Negative Gamma Control (E1h)







Positive polarity	Resister stream	Gamma 64 grayscale voltage calculation formula
VGMMAP0		VGS P+ Δ VDHP(130R-1R*VP0[3:0])/130R
VGMMAP1		VGS P + Δ VDHP(130R-1R*VP0[5:0])/130R
VGMMAP2	3.5R	VGS P + Δ VDHP(130R-1R*VP0[5:0])/130R
VGMMAP3	3.5R	VGAMMAP4+(VGAMMP2-VGAMMAP4)*(3.5R)/(7R)
VGMMAP4	3.5R	VGAMMAP20+(VGAMMAP2-VGAMMAP20)*((40R-1R*VP4[3:0])/47R)
VGMMAP5	3.5R	VGAMMAP6+(VGAMMP4-VGAMMAP6)*(3.5R)/(7R)
VGMMAP6	1.2R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(5.8R)/(7R)
VGMMAP7	1.2R	VGAMMAP20+(VGAMMAP2-VGAMMAP20)*((45R-1R*VP6[4:0])/47R)
VGMMAP8	1R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(4.6R)/(7R)
VGMMAP9	1R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(3.6R)/(7R)
VGMMAP10	1R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(2.6R)/(7R)
VGMMAP11	0.8R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(1.6R)/(7R)
VGMMAP12	0.8R	VGAMMAP13+(VGAMMP6-VGAMMAP13)*(0.8R)/(7R)
VGMMAP13	1.4R	VGAMMAP20+(VGAMMAP2-VGAMMAP20)*((17R-1R*VP13[3:0])/47R)
VGMMAP14	1.4R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(7R)/(8.4R)
VGMMAP15	1.2R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(5.6R)/(8.4R)
VGMMAP16	1.2R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(4.4R)/(8.4R)
VGMMAP17	1.2R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(3.2R)/(8.4R)
VGMMAP18	1R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(2R)/(8.4R)
VGMMAP19	1R	VGAMMAP20+(VGAMMP13-VGAMMAP20)*(1R)/(8.4R)
VGMMAP20	1.2R	VGSP+ΔVDHP(130R-1R*VP20[5:0])/130R : VP20[5:0]=0~63
V GIVIIVIAP 20	1.2N	VGSP+ΔVDHP(129R-1R*VP20[5:0])/130R : VP20[5:0]=64~127
VGMMAP21	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(7.2R)/(8.4R)
VGMMAP22	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(6R)/(8.4R)
VGMMAP23	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(4.8R)/(8.4R)
VGMMAP24	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(3.6R)/(8.4R)
VGMMAP25	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(2.4R)/(8.4R)
VGMMAP26	1.2R	VGAMMAP27+(VGAMMP20-VGAMMAP27)*(1.2R)/(8.4R)
VGMMAP27	1.2R	VGAMMAP43+(VGAMMAP20-VGAMMAP43)*((32R-1R*VP27[3:0])/39R)
VGMMAP28	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(9.6R)/(10.8R)
VGMMAP29	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(8.4R)/(10.8R)
VGMMAP30	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(7.2R)/(10.8R)
VGMMAP31	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(6R)/(10.8R)
VGMMAP32	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(4.8R)/(10.8R)
VGMMAP33	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(3.6R)/(10.8R)
VGMMAP34	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(2.4R)/(10.8R)





VGMMAP35	1.2R	VGAMMAP36+(VGAMMP27-VGAMMAP36)*(1.2R)/(10.8R)
VGMMAP36	1.2R	VGAMMAP43+(VGAMMAP20-VGAMMAP43)*((16R-1R*VP36[3:0])/39R)
VGMMAP37	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(7.2R)/(8.4R)
VGMMAP38	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(6R)/(8.4R)
VGMMAP39	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(4.8R)/(8.4R)
VGMMAP40	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(3.6R)/(8.4R)
VGMMAP41	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(2.4R)/(8.4R)
VGMMAP42	1.2R	VGAMMAP43+(VGAMMP36-VGAMMAP43)*(1.2R)/(8.4R)
VGMMAP43	1R	VGSP+ΔVDHP(130R-1R*VP43[5:0])/130R : VP43[5:0]=0~63
VGIVIIVIAF 43	IN	VGSP+ΔVDHP(129R-1R*VP43[5:0])/130R : VP43[5:0]=64~127
VGMMAP44	1R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(7.4R)/(8.4R)
VGMMAP45	1.2R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(6.4R)/(8.4R)
VGMMAP46	1.2R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(5.2R)/(8.4R)
VGMMAP47	1.2R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(4R)/(8.4R)
VGMMAP48	1.4R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(2.8R)/(8.4R)
VGMMAP49	1.4R	VGAMMAP50+(VGAMMP43-VGAMMAP50)*(1.4R)/(8.4R)
VGMMAP50	0.8R	VGAMMAP61+(VGAMMAP43-VGAMMAP61)*((40R-1R*VP50[3:0])/47R)
VGMMAP51	0.8R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(6.2R)/(7R)
VGMMAP52	1R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(5.4R)/(7R)
VGMMAP53	1R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(4.4R)/(7R)
VGMMAP54	1R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(3.4R)/(7R)
VGMMAP55	1.2R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(2.4R)/(7R)
VGMMAP56	1.2R	VGAMMAP57+(VGAMMP50-VGAMMAP57)*(1.2R)/(7R)
VGMMAP57	3.5R	VGAMMAP61+(VGAMMAP43-VGAMMAP61)*((31R-1R*VP57[3:0])/47R)
VGMMAP58	3.5R	VGAMMAP59+(VGAMMP57-VGAMMAP59)*(3.5R)/(7R)
VGMMAP59	3.5R	VGAMMAP61+(VGAMMAP43-VGAMMAP61)*((21R-1R*VP59[3:0])/47R)
VGMMAP60	3.5R	VGAMMAP61+(VGAMMP59-VGAMMAP61)*(3.5R)/(7R)
VGMMAP61		VGSP+ΔVDHP(65R-1R*VP61[5:0])/130R
VGMMAP62		VGSP+ΔVDHP(65R-1R*VP62[5:0])/130R
VGMMAP63		VGSP+ΔVDHP(23R-1R*VP63[3:0])/130R





Negative polarity	Resister stream	Gamma 64 grayscale voltage calculation formula		
VGMMAP63		VREG2OUT+ΔVDHN(23R-1R*VN63[3:0])/130R		
VGMMAP62		VREG2OUT+ΔVDHN(65R-1R*VN62[5:0])/130R		
VGMMAP61		VREG2OUT+ΔVDHN(65R-1R*VN61[5:0])/130R		
VGMMAP60	3.5R	VGAMMAN61+(VGAMMP59-VGAMMAN61)*(3.5R)/(7R)		
VGMMAP59	3.5R	VGAMMAN61+(VGAMMAN43-VGAMMAN61)*((21R-1R*VN59[3:0])/47R)		
VGMMAP58	3.5R	VGAMMAN59+(VGAMMP57-VGAMMAN59)*(3.5R)/(7R)		
VGMMAP57	3.5R	VGAMMAN61+(VGAMMAN43-VGAMMAN61)*((31R-1R*VN57[3:0])/47R)		
VGMMAP56	1.2R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(1.2R)/(7R)		
VGMMAP55	1.2R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(2.4R)/(7R)		
VGMMAP54	1R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(3.4R)/(7R)		
VGMMAP53	1R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(4.4R)/(7R)		
VGMMAP52	1R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(5.4R)/(7R)		
VGMMAP51	0.8R	VGAMMAN57+(VGAMMP50-VGAMMAN57)*(6.2R)/(7R)		
VGMMAP50	0.8R	VGAMMAN61+(VGAMMAN43-VGAMMAN61)*((40R-1R*VN50[3:0])/47R)		
VGMMAP49	1.4R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(1.4R)/(8.4R)		
VGMMAP48	1.4R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(2.8R)/(8.4R)		
VGMMAP47	1.2R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(4R)/(8.4R)		
VGMMAP46	1.2R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(5.2R)/(8.4R)		
VGMMAP45	1.2R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(6.4R)/(8.4R)		
VGMMAP44	1R	VGAMMAN50+(VGAMMP43-VGAMMAN50)*(7.4R)/(8.4R)		
VGMMAP43	1R	VREG2OUT+ΔVDHN(130R-1R*VN43[5:0])/130R : VN43[5:0]=0~63		
VGIVIIVIAF 43	IN	VREG2OUT+ΔVDHN(129R-1R*VN43[5:0])/130R : VN43[5:0]=64~127		
VGMMAP42	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(1.2R)/(8.4R)		
VGMMAP41	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(2.4R)/(8.4R)		
VGMMAP40	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(3.6R)/(8.4R)		
VGMMAP39	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(4.8R)/(8.4R)		
VGMMAP38	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(6R)/(8.4R)		
VGMMAP37	1.2R	VGAMMAN43+(VGAMMP36-VGAMMAN43)*(7.2R)/(8.4R)		
VGMMAP36	1.2R	VGAMMAN43+(VGAMMAN20-VGAMMAN43)*((16R-1R*VN36[3:0])/39R)		
VGMMAP35	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(1.2R)/(10.8R)		
VGMMAP34	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(2.4R)/(10.8R)		
VGMMAP33	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(3.6R)/(10.8R)		
VGMMAP32	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(4.8R)/(10.8R)		
VGMMAP31	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(6R)/(10.8R)		
VGMMAP30	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(7.2R)/(10.8R)		
VGMMAP29	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(8.4R)/(10.8R)		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 217 of 235





VGMMAP28	1.2R	VGAMMAN36+(VGAMMP27-VGAMMAN36)*(9.6R)/(10.8R)		
VGMMAP27	1.2R	VGAMMAN43+(VGAMMAN20-VGAMMAN43)*((32R-1R*VN27[3:0])/39R)		
VGMMAP26	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(1.2R)/(8.4R)		
VGMMAP25	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(2.4R)/(8.4R)		
VGMMAP24	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(3.6R)/(8.4R)		
VGMMAP23	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(4.8R)/(8.4R)		
VGMMAP22	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(6R)/(8.4R)		
VGMMAP21	1.2R	VGAMMAN27+(VGAMMP20-VGAMMAN27)*(7.2R)/(8.4R)		
VGMMAP20	1.2R	VREG2OUT+ ∆ VDHN(130R-1R*VN20[5:0])/130R : VN20[5:0]=0~63		
VGIVIIVIAP20	1.2N	VREG2OUT+ ∆ VDHN(129R-1R*VN20[5:0])/130R : VN20[5:0]=64~127		
VGMMAP19	1R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(1R)/(8.4R)		
VGMMAP18	1R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(2R)/(8.4R)		
VGMMAP17	1.2R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(3.2R)/(8.4R)		
VGMMAP16	1.2R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(4.4R)/(8.4R)		
VGMMAP15	1.2R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(5.6R)/(8.4R)		
VGMMAP14	1.4R	VGAMMAN20+(VGAMMP13-VGAMMAN20)*(7R)/(8.4R)		
VGMMAP13	1.4R	VGAMMAN20+(VGAMMAN2-VGAMMAN20)*((17R-1R*VN13[3:0])/47R)		
VGMMAP12	0.8R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(0.8R)/(7R)		
VGMMAP11	0.8R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(1.6R)/(7R)		
VGMMAP10	1R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(2.6R)/(7R)		
VGMMAP9	1R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(3.6R)/(7R)		
VGMMAP8	1R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(4.6R)/(7R)		
VGMMAP7	1.2R	VGAMMAN13+(VGAMMP6-VGAMMAN13)*(5.8R)/(7R)		
VGMMAP6	1.2R	VGAMMAN20+(VGAMMAN2-VGAMMAN20)*((45R-1R*VN6[4:0])/47R)		
VGMMAP5	3.5R	VGAMMAN6+(VGAMMP4-VGAMMAN6)*(3.5R)/(7R)		
VGMMAP4	3.5R	VGAMMAN20+(VGAMMAN2-VGAMMAN20)*((40R-1R*VN4[3:0])/47R)		
VGMMAP3	3.5R	VGAMMAN4+(VGAMMP2-VGAMMAN4)*(3.5R)/(7R)		
VGMMAP2	3.5R	VREG2OUT+ΔVDHN(130R-1R*VN2[5:0])/130R		
VGMMAP1		VREG2OUT+ΔVDHN(130R-1R*VN1[5:0])/130R		
VGMMAP0		VREG2OUT+ΔVDHN(130R-1R*VN0[3:0])/130R		






14.2. Gamma Curves


14.2.1. Gamma Curve 1 (GC0), applies the function $y=x^{2.2}$






14.2.2. Gamma Curve 2 (GC1), applies the function y=x^{1.8}

G am m a
$$y = x^{1.8}$$




14.2.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$

G a m m a
$$y = x^{2.5}$$



14.2.4. Gamma Curve 4 (GC3), applies the function y=x^{1.0}

$$G$$
 am m a $y = x^1$







15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Repair data	No Change
Sleep	In	In	In
Display Mode	Normal	Normal	Normal
Display	Off	Off	Off
Idle	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	00EF h	00EF h	If MADCTL's D5=0:00EF h If MADCTL's D5=1:013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	013F h	013F h	If MADCTL's D5 = 0:013F h If MADCTL's D5=1:00EF h
Gamma Setting	GC0	GC0	GC0
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	00EF h	00EF h	00EF h
Memory Data Access Control	00 h	00 h	No Change
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	No Change
RDDCOLMOD	06 h	06 h	06 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10µs after both VCI & IOVCC are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





15.2. Output Pins, I/O Pins

	After Power ON	After Hardware Reset	After Software Reset	
TE line	Low	Low	Low	
D[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)	

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.


15.3. Input Pins

	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid





15.4. Reset Timing



Signal	Symbol	Parameter	Parameter Min		Unit
RESX	tRW	Reset pulse duration	10		uS
	+DT	Depart samuel		5 (note 1,5)	mS
	tRT	Reset cancel		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:




- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.





16. Configuration of Power Supply Circuit



The Following tables shows specifications of external elements connected to the ILI9342C's power supply





circuit.


Only 8 capacitors are needed in ILI9342C and other capacitors are Panel dependent. Please check the recommended 8 capacitors specification as below.

Items	Recommended Specification	Pin connection
	6.3V	Vcore
Capacity	10V	DDVDH,DDVDL,C11N/P,C41N/P,
1uF (B characteristics)	16V	VGL, C21N/P
	25V	VGH





17. NV Memory Programming Flow



NOTE: For using "Internal voltage for OTP flow", the gray block steps can be skipped.







18. Electrical Characteristics

18.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9342C is used out of the absolute maximum ratings, ILI9342C may be permanently damaged. To use ILI9342C within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9342C will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.2
Supply voltage (Logic)	IOVCC	V	-0.3 ~ +4.2
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ IOVCC + 0.5
Logic output voltage range	VO	V	-0.3 ~ IOVCC + 0.5
Operating temperature	Topr	$^{\circ}\!\mathbb{C}$	-30 ~ +70
Storage temperature	Tstg	$^{\circ}\!\mathbb{C}$	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.





18.2. DC Characteristics

18.2.1. General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
Power and Operati	on Voltage						
Analog Operating Voltage	VCI	٧	Operating voltage	2.6	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	1.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	V	1	-16.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	1	GND	-	0.3*IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	GND	-	0.2*IOVCC	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or GND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM Amplitude	VCOMA	V		-2.0	-	-0.4	Note3
Source Driver							_
Source Output Range	Vsout	V	-	DDVDH +0.1	-	DDVDH-0.1	Note4
Positive Gamma Reference Voltage	VREG1OUT	V	-	3.6	-	DDVDH-0.3	Note3
Negative Gamma Reference Voltage	VREG2OUT	V	-	DDVDL-0.3	-	-3.6	Note3

Note 1: IOVCC=1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V, Ta=-30 to 70 (to +80 no damage) \mathcal{C} .

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.


Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel






18.3. AC Characteristics

18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D147 01	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	5
D[15:0],	trat	Read access time	-	40	ns	For maximum CL=30pF
D[8:0], D[7:0]	tratfm	Read access time	-	340	ns	For minimum CL=8pF
[٥. ١]ك	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.6V to 3.3V, GND=0V






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.






18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- system)




Signal	Symbo I	Parameter	min	max	Unit	Description
DCV	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D147 01	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For many discourse OL 2017
D[17:10]&D[8:1], D[17:10],	trat	Read access time	-	40	ns	For maximum CL=30pF
D[17:10], D[17:9]	tratfm	Read access time	-	340	ns	For minimum CL=8pF
ال ال	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, IOVCC = 1.65V to 3.3V, VCI = 2.6V to 3.3V, GND = 0V.






CSX timins:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.






18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	35	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	35	-	ns	
SOL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA	tsds	Data setup time (Write)	30	-	ns	
(Input)	tsdh	Data hold time (Write)	30	-	ns	
SDA	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	15	50	ns	
CSX	tscc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSX-SCL Time(write)	30	-	ns	
	tcsh		30	-	ns	


Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.6V to 3.3V, AGND=GND=0V








18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	30	-	ns	
	tcsh	Chip select hold time (write)	30	-	ns	
	twc	Serial clock cycle (Write)	100	-	ns	
	twrh	SCL "H" pulse width (Write)	35	-	ns	
001	twrl	SCL "L" pulse width (Write)	35	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	60	-	ns	
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/CV	tas	D/CX setup time	10	-		
D/CX	tah	D/CX hold time (Write / Read)	10	-		
SDA	tds	Data setup time (Write)	30	-	ns	
(Input)	(Input) tdh Data hold time (V		30	-	ns	
SDA	tacc	Access time (Read)	-	50	ns	For maximum CL=30pF
(Output)	ut) tod Output disable time (Read)		15	50	ns	For minimum CL=8pF


Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.6V to 3.3V, AGND=GND=0V








18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description	
VSYNC /	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns		
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns		
DE	t _{ENS}	DE setup time	15	-	ns		
DE	t _{ENH}	DE hold time	15	-	ns	18/16-bit bus RGB	
D[17:0]	t _{POS}	Data setup time	15	-	ns		
[٥. ١٢]ط	t _{PDH}	Data hold time 15			ns	interface mode	
	PWDH	DOTCLK high-level period	33	-	ns	interiace mode	
	PWDL	DOTCLK low-level period	33	-	ns		
DOTCLK	t _{CYCD}	DOTCLK cycle time(18 bit)	100	-	ns		
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns		
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns		
DE	t _{ENS}	DE setup time	15	-	ns		
DE	t _{ENH}	DE hold time		-	ns		
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB	
	t _{PDH}	Data hold time 15		-	ns	interface mode	
DOTCLK	PWDH	DOTCLK high-level pulse period	25	-	ns		
	PWDL	DOTCLK low-level pulse period	25	-	ns		
	tcycd	DOTCLK cycle time	50	-	ns		
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.6V to 3.3V, AGND=GND=0V







19. Revision History

Version No.	Date	Page	Description	
V0.01	2010/11/01	All	New Created	
V0.02	2011/04/18	All	Modify model name.	
			2. Update Pad location 367~382 (C12P/N)	
V0.03	2011/05/02	All	Remove command R3Ch,R3Eh,R44h,R45h	
			2. Modify NV Memory Programming Flow Supply External 7.0V to VPP	
			3. Remove RC2h,RC3h,RC4h selects the operating frequency 1/16H	
			4. Update RC0h default	
			5. Update RB1h default	
			6. Modify DOTCLK cycle time min. is 100 ns	
			7. Command RBFh change to RBEh Addr.	
			8. Frame Rate Control removed DIVA function(RB1h,RB2h,RB3h)	
V0.04	2011/5/11	15	Update chip size	
V0.05	2011/6/13	149~154	Update RTNA 60~70Hz	
V006	2011/8/16	All	1. Modify IOVCC & VCI	
		13,18	2. Vreg2out add to pin descriptions and pad 253,254	
		All	3. AVDD modify another noun.(DDVDH)	
		All	4. VCL modify another noun.(DDVDL)	
		146	5. Add R68h command	
		150~159	6. Update RTNA level	
		220~221	7. Modify configuration of power supply circuit	
		224	8. Modify VIH,VIL.	
		225~229	9. Update twrl, twrh, trat, tscycw, tshw, tslw, tshr, tslr, toh.	
V100	2011/8/30	All	1. Revise IOVCC spec to 1.65~2.8V	
			2. Revise VCI spec to 2.6~3.3V	
			3. Revise operational temperature to -30 \sim +70 $^{\circ}\mathrm{C}$	
			4. Trim redundant descriptions	
	~		5. Revise typo and wrong description	
			6. update Command & parameter default value	
			7. Add description for R68h register	
			8. Revise all the description for the diagram and figure that doesn't	
			match spec	
	2011/9/6		9. Revise AC timing value to match Nokia spec	
	2011/10/24	11~14	10. Add description (CSX1=CSX,RESX1=RESX,DCX_SCL1 = DCX_SCL,TE1 = TE	
			PWM_OUT1 = PWM_OUT)	
		14	11. Add description for VPP	
		16	12. Revise alignment mark.	
		135~136	13. Add description for R44h, R45h registers.	
V101	2011/12/14	225	Modify NV Memory Programming Flow.	
		17	2. Remove VPP pad.(195,196,197)	
		16	3. Modify chip thickness:250um	
	2011/12/26	223	4. Modify Configuration of Power Supply Circuit that only 8 capacitors are needed.	
	2012/01/05	13	5. Modify C12P/N and C22P/N descriptions.	
V102	2012/3/28	224	Modify Configuration of Power Supply Circuit.	
	2012/3/29	16	2. Revise chip center.	
V103	2012/12/18	All	Modify IOVCC voltage values.	
		224	2. Modify the maximum capacitor voltage values of VGL and C21N/P.	