

STM32F101x6 STM32F101x8 STM32F101xB

Access line, advanced ARM-based 32-bit MCU with Flash memory, six 16-bit timers, ADC and seven communication interfaces

Preliminary Data

Features

- Core: ARM 32-bit CortexTM-M3 CPU
 - 36 MHz, 45 DMIPS with 1.25 DMIPS/MHz
 - Single-cycle multiplication and hardware division

Memories

- 32-to-128 Kbytes of Flash memory
- 6-to-16 Kbytes of SRAM
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR and programmable voltage detector (PVD)
 - 4-to-16 MHz high-speed quartz oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration

■ Low power


- Sleep, Stop and Standby modes
- V_{BAT} supply for RTC and backup registers

■ Debug mode

Serial wire debug (SWD) and JTAG interfaces

■ DMA

- 7-channel DMA controller
- Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- 1 x 12-bit, 1 µs A/D converter (16-channel)
 - Conversion range: 0 to 3.6 V
 - Temperature sensor
- Up to 80 fast I/O ports
 - 26/36/51/80 I/Os, all mappable on 16 external interrupt vectors, all 5 V-tolerant except for analog inputs



■ Up to 6 timers

- Up to three 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter
- 2 watchdog timers (Independent and Window)
- SysTick timer: 24-bit downcounter
- Up to 7 communication interfaces
 - Up to 2 x I²C interfaces (SMBus/PMBus)
 - Up to 3 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - Up to 2 SPIs (18 Mbit/s)
- ECOPACK® packages

Table 1. Device summary

Reference	Root part number
STM32F101x6	STM32F101C6, STM32F101R6, STM32F101T6, STM32F101CBT6
STM32F101x8	STM32F101C8, STM32F101R8 STM32F101V8, STM32F101T8
STM32F101xB	STM32F101RB, STM32F101VB

Contents STM32F101xx

Contents

1	Intro	duction	١	7
2	Desc	cription		7
	2.1	Device	e overview	8
	2.2	Overvi	iew	9
3	Pin o	descript	tions	. 15
4	Mem	ory ma	pping	. 22
5	Elec	trical ch	naracteristics	. 23
	5.1	Test co	onditions	23
		5.1.1	Minimum and maximum values	23
		5.1.2	Typical values	23
		5.1.3	Typical curves	23
		5.1.4	Loading capacitor	23
		5.1.5	Pin input voltage	23
		5.1.6	Power supply scheme	24
		5.1.7	Current consumption measurement	25
	5.2	Absolu	ute maximum ratings	26
	5.3	Opera	ting conditions	27
		5.3.1	General operating conditions	
		5.3.2	Operating conditions at power-up / power-down	
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	28
		5.3.5	Supply current characteristics	29
		5.3.6	External clock source characteristics	38
		5.3.7	Internal clock source characteristics	42
		5.3.8	PLL characteristics	43
		5.3.9	Memory characteristics	44
		5.3.10	EMC characteristics	45
		5.3.11	Absolute maximum ratings (electrical sensitivity)	46
		5.3.12	I/O port characteristics	47
		5.3.13	NRST pin characteristics	51

STM32F101xx	C	ontents
S1N132F1U1XX		.(

		5.3.14	TIM timer characteristics	52
		5.3.15	Communications interfaces	52
		5.3.16	12-bit ADC characteristics	57
		5.3.17	Temperature sensor characteristics	61
6	Packa	ige char	acteristics	62
	6.1	Thermal	characteristics	66
7	Order	codes		67
	7.1	Future fa	amily enhancements	67
Appendix	(A In	nportant	notes	68
	A.1	PD0 and	PD1 use in output mode	68
	A.2	ADC aut	to-injection channel	68
	A.3	ADC cor	mbined injected simultaneous + interleaved	68
	A.4	Voltage	glitch on ADC input 0	68
Revision	histor	y		69

List of tables STM32F101xx

List of tables

Table 1.	Device summary	
Table 2.	Device features and peripheral counts (STM32F101xx Access Line)	8
Table 3.	Pin definitions	
Table 4.	Voltage characteristics	26
Table 5.	Current characteristics	26
Table 6.	Thermal characteristics	27
Table 7.	General operating conditions	27
Table 8.	Operating conditions at power-up / power-down	27
Table 9.	Embedded reset and power control block characteristics	
Table 10.	Embedded internal reference voltage	28
Table 11.	Maximum current consumption in Run mode, code with data processing running from Flash	20
Table 12.	Maximum current consumption in Run mode, code with data processing	29
Table 12.	running from RAM	30
Table 13.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 14.	Typical and maximum current consumptions in Stop and Standby modes	
Table 15.	Typical current consumption in Run mode, code with data processing	
	running from Flash	34
Table 16.	Typical current consumption in Sleep mode, code with data processing	
	code running from Flash or RAM	35
Table 17.	Typical current consumption in Standby mode	
Table 18.	Peripheral current consumption	37
Table 19.	High-speed user external (HSE) clock characteristics	38
Table 20.	Low-speed user external clock characteristics	39
Table 21.	HSE 4-16 MHz oscillator characteristics	40
Table 22.	LSE oscillator characteristics (_{fLSE} = 32.768 kHz)	41
Table 23.	HSI oscillator characteristics	42
Table 24.	LSI oscillator characteristics	42
Table 25.	Low-power mode wakeup timings	43
Table 26.	PLL characteristics	43
Table 27.	Flash memory characteristics	44
Table 28.	Flash endurance and data retention	44
Table 29.	EMS characteristics	45
Table 30.	EMI characteristics	46
Table 31.	ESD absolute maximum ratings	
Table 32.	Electrical sensitivities	
Table 33.	I/O static characteristics	47
Table 34.	Output voltage characteristics	49
Table 35.	I/O AC characteristics	
Table 36.	NRST pin characteristics	
Table 37.	TIMx characteristics	
Table 38.	I ² C characteristics	53
Table 39.	SCL frequency (f _{PCLK1} = 36 MHz, V _{DD} = 3.3 V)	
Table 40.	SPI characteristics	
Table 41.	ADC characteristics	
Table 42.	R_{AIN} max for f_{ADC} = 14 MHz	
Table 43.	ADC accuracy	
Table 44	TS characteristics	61

STM32F101xx List of tables

Table 45.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data	62
Table 46.	LQPF100 – 100-pin low-profile quad flat package mechanical data	63
Table 47.	LQFP64 – 64-pin low-profile quad flat package mechanical data	64
Table 48.	LQFP48 – 48-pin low-profile quad flat package mechanical data	65
Table 49.	Thermal characteristics	66
Table 50.	Order codes	67
Table 51.	Document revision history	69

47/

List of figures STM32F101xx

List of figures

Figure 1.	STM32F101xx Access Line block diagram	. 14
Figure 2.	STM32F101xx access line VFQPFN36 pinout	. 15
Figure 3.	STM32F101xx Access Line LQFP100 pinout	. 16
Figure 4.	STM32F101xx Access Line LQFP64 pinout	. 17
Figure 5.	STM32F101xx Access Line LQFP48 pinout	. 17
Figure 6.	Memory map	. 22
Figure 7.	Pin loading conditions	. 24
Figure 8.	Pin input voltage	. 24
Figure 9.	Power supply scheme	. 24
Figure 10.	Current consumption measurement scheme	. 25
Figure 11.	Typical current consumption in Run mode versus frequency (at 3.6 V) - code with	
	data processing running from RAM, peripherals enabled	. 30
Figure 12.	Typical current consumption in Run mode versus frequency (at 3.6 V) - code with	
	data processing running from RAM, peripherals disabled	. 31
Figure 13.	Current consumption in Stop mode with regulator in Run mode versus temperature at	
	V _{DD} = 3.3 V to 3.6 V	
Figure 14.	Current consumption in Standby mode versus temperature at $V_{DD} = 3.3 \text{ V}$ to 3.6 V	. 33
Figure 15.	High-speed external clock source AC timing diagram	. 39
Figure 16.	Low-speed external clock source AC timing diagram	. 40
Figure 17.	Typical application with an 8 MHz crystal	
Figure 18.	Typical application with a 32.768 kHz crystal	
Figure 19.	Unused I/O pin connection	
Figure 20.	I/O AC characteristics definition	. 51
Figure 21.	Recommended NRST pin protection	
Figure 22.	I ² C bus AC waveforms and measurement circuit	
Figure 23.	SPI timing diagram - slave mode and CPHA=0	
Figure 24.	SPI timing diagram - slave mode and CPHA=11)	
Figure 25.	SPI timing diagram - master mode	
Figure 26.	ADC accuracy characteristics	
Figure 27.	Typical connection diagram using the ADC	
Figure 28.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 29.	Power supply and reference decoupling (VREF+ connected to VDDA)	
Figure 30.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline	
Figure 31.	LQPF100 – 100-pin low-profile quad flat package outline	
Figure 32.	LQFP64 – 64-pin low-profile quad flat package outline	
Figure 33.	LQFP48 – 48-pin low-profile quad flat package outline	65

6/71

STM32F101xx Introduction

1 Introduction

This datasheet contains the description of the STM32F101xx Access Line family features, pinout, Electrical Characteristics, Mechanical Data and Ordering information.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10x Flash Programming Reference Manual*

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual.

2 Description

The STM32F101xx Access Line family incorporates the high-performance ARM Cortex™M3 32-bit RISC core operating at a 36 MHz frequency, high-speed embedded memories (Flash memory up to 128Kbytes and SRAM up to 16 Kbytes), and an extensive range of enhanced peripherals and I/Os connected to two APB buses. All devices offer standard communication interfaces (two I²Cs, two SPIs, and up to three USARTs), one 12-bit ADC and three general purpose 16-bit timers.

The STM32F101 family operates in the -40 to +85°C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows to design low-power applications.

The complete STM32F101xx Access Line family includes devices in 3 different package types: from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F101xx Access Line microcontroller family suitable for a wide range of applications:

- Application control and user interface
- Medical and handheld equipment
- PC peripherals, gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

Figure 1 shows the general block diagram of the device family.



Description STM32F101xx

2.1 Device overview

Table 2. Device features and peripheral counts (STM32F101xx Access Line)

F	Peripheral	STM32F101Tx		STM32F101Cx			STM32F101Rx			STM32F101Vx		
Flash - K	32	64	32	64	128	32	64	128	64	128		
SRAM - H	C bytes	6	10	6	10	16	6	10	16	10	16	
Timers	General purpose	2	3	2	3	3	2	;	3		3	
tion	SPI	1	2	1	2	2	1	2	2		2	
nicat	I ² C	1	2	1	2	2	1	2	2		2	
Communication	USART	2	3	2	3	3	2	;	3		3	
12-bit sy	nchronized ADC		1	1			1			1		
number o	of channels	10 ch	annels	10 channels			16 channels			16 channels		
GPIOs		2	26		36 51 80					30		
CPU freq	uency	36 MHz										
Operatin	g voltage	2.0 to 3.6 V										
Operatin	g temperature	−40 to +85 °C										
Packages	S	VFQF	FPN36	L	QFP4	18	LQFP64			LQFP100		

STM32F101xx Description

2.2 Overview

ARM® CortexTM-M3 core with embedded Flash and SRAM

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xx Access Line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Embedded Flash memory

Up to 128 Kbytes of embedded Flash is available for storing programs and data.

Embedded SRAM

Up to 16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

Nested vectored interrupt controller (NVIC)

The STM32F101xx Access Line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

Description STM32F101xx

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detectors lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect external line with pulse width lower than the Internal APB2 clock period. Up to 80 GPIOs are connected to the 16 external interrupt lines.

Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected and is monitored for failure. During such a scenario, it is disabled and software interrupt management follows. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow the configuration of the AHB frequency, the High Speed APB (APB2) and the low Speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 36 MHz.

Boot modes

At startup, boot pins are used to select one of five boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using the USART.

Power supply schemes

- V_{DD} = 2.0 to 3.6 V: External power supply for I/Os and the internal regulator.
 Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: External analog power supplies for ADC, Reset blocks, RCs and PLL. In V_{DD} range (ADC is limited at 2.4 V).
- V_{BAT} = 1.8 to 3.6 V: Power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Power supply supervisor

The device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded Programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to *Table 9: Embedded reset and power control block characteristics* for the values of $V_{POR/PDR}$ and V_{PVD} .

STM32F101xx Description

Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes
- Power down is used in Standby Mode: the regulator output is in high impedance: the kernel circuitry is powered-down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after RESET. It is disabled in Standby Mode, providing high impedance output.

Low-power modes

The STM32F101xx Access Line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode allows to achieve the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI and the HSE RC oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

Standby mode

The Standby mode allows to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI and the HSE RC oscillators are also switched off. After entering Standby mode, SRAM and registers content are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general purpose timers TIMx and ADC.

Description STM32F101xx

RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers (ten 16-bit registers) can be used to store data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by an external 32.768 kHz oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used as a watchdog to reset the device when a problem occurs, or as a free running timer for application time out management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

General purpose timers (TIMx)

There are up to 3 synchronizable standard timers embedded in the STM32F101xx Access Line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture, output compare, PWM or one pulse mode output. This gives up to 12 input captures / output compares / PWMs on the largest packages. They can work together via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

Any of the standard timers can be used to generate PWM outputs. Each of the timers has independent DMA request generations.

STM32F101xx Description

I2C bus

Up to two I²C bus interfaces can operate in multi-master and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

Universal synchronous/asynchronous receiver transmitter (USART)

The available USART interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability.

The USART interfaces can be served by the DMA controller.

Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 8-bit to 16-bit. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

GPIOs (general purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as Peripheral Alternate Function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

ADC (analog to digital converter)

The 12-bit Analog to Digital Converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.


Temperature sensor

The temperature sensor has to generate a linear voltage with any variation in temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

Description STM32F101xx

Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.




STM32F101xx Access Line block diagram

- 1. AF = alternate function on I/O port pin.
- 2. $T_A = -40$ °C to +85 °C (junction temperature up to 125 °C).

STM32F101xx Pin descriptions


3 Pin descriptions

Figure 2. STM32F101xx access line VFQPFN36 pinout



Pin descriptions STM32F101xx

Figure 3. STM32F101xx Access Line LQFP100 pinout



STM32F101xx Pin descriptions

Figure 4. STM32F101xx Access Line LQFP64 pinout





Figure 5. STM32F101xx Access Line LQFP48 pinout



Pin descriptions STM32F101xx

Table 3. Pin definitions

Pins		n de			5)			
LQFP48	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default alternate functions ⁽³⁾
-	-	1	-	PE2	I/O	FT	PE2	TRACECLK
ı	-	2	-	PE3	I/O	FT	PE3	TRACED0
ı	-	3	ı	PE4	I/O	FT	PE4	TRACED1
-	-	4	-	PE5	I/O	FT	PE5	TRACED2
-	-	5	ı	PE6	I/O	FT	PE6	TRACED3
1	1	6		V_{BAT}	S		V_{BAT}	
2	2	7	-	PC13-TAMPER-RTC ⁽⁴⁾	I/O		PC13	TAMPER-RTC
3	3	8	1	PC14-OSC32_IN ⁽⁴⁾	I/O		PC14- OSC32_IN	
4	4	9	1	PC15-OSC32_OUT ⁽⁴⁾	I/O		PC15- OSC32_OUT	
-	-	10	-	V _{SS_5}	S		V _{SS_5}	
-	-	11	-	V_{DD_5}	S		V _{DD_5}	
5	5	12	2	OSC_IN	ı		OSC_IN	
6	6	13	3	OSC_OUT	0		OSC_OUT	
7	7	14	4	NRST	I/O		NRST	
-	8	15	1	PC0	I/O		PC0	ADC_IN10
-	9	16	-	PC1	I/O		PC1	ADC_IN11
-	10	17	-	PC2	I/O		PC2	ADC_IN12
-	11	18	-	PC3	I/O		PC3	ADC_IN13
8	12	19	5	V _{SSA}	S		V _{SSA}	
-	-	20	-	V_{REF}	S		V _{REF} -	
-		21		V _{REF+}	S		V _{REF+}	
9	13	22	6	V_{DDA}	S		V_{DDA}	
10	14	23	7	PA0-WKUP	I/O		PA0	WKUP/USART2_CTS ⁽⁷⁾ / ADC_IN0/ TIM2_CH1_ETR ⁽⁷⁾
11	15	24	8	PA1	I/O		PA1	USART2_RTS ⁽⁷⁾ /ADC_IN1/ TIM2_CH2 ⁽⁷⁾
12	16	25	9	PA2	I/O		PA2	USART2_TX ⁽⁷⁾ /ADC_IN2/ TIM2_CH3 ⁽⁷⁾
13	17	26	10	PA3	I/O		PA3	USART2_RX ⁽⁷⁾ /ADC_IN3/ TIM2_CH4 ⁽⁷⁾
-	18	27	1	V _{SS_4}	S		V _{SS_4}	

STM32F101xx Pin descriptions

Table 3. Pin definitions (continued)

	Р	ins		. ,		રા		
LQFP48	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default alternate functions ⁽³⁾
-	19	28	-	V _{DD_4}	S		V _{DD_4}	
14	20	29	11	PA4	I/O		PA4	SPI1_NSS/USART2_CK ⁽⁷⁾ / ADC_IN4
15	21	30	12	PA5	I/O		PA5	SPI1_SCK/ADC_IN5
16	22	31	13	PA6	I/O		PA6	SPI1_MISO/ADC_IN6/ TIM3_CH1 ⁽⁷⁾
17	23	32	14	PA7	I/O		PA7	SPI1_MOSI/ADC_IN7/ TIM3_CH2 ⁽⁷⁾
-	24	33		PC4	I/O		PC4	ADC_IN14
-	25	34		PC5	I/O		PC5	ADC_IN15
18	26	35	15	PB0	I/O		PB0	ADC_IN8/TIM3_CH3 ⁽⁷⁾
19	27	36	16	PB1	I/O		PB1	ADC_IN9/TIM3_CH4 ⁽⁷⁾
20	28	37	17	PB2/BOOT1	I/O	FT	PB2/BOOT1	
ı	-	38	-	PE7	I/O	FT	PE7	
		39		PE8	I/O	FT	PE8	
-	-	40	-	PE9	I/O	FT	PE9	
ı	1	41	1	PE10	I/O	F	PE10	
1	-	42	-	PE11	I/O	FT	PE11	
ı	1	43	1	PE12	I/O	F	PE12	
ı	1	44	1	PE13	I/O	F	PE13	
-	-	45	-	PE14	I/O	FT	PE14	
-	-	46	-	PE15	I/O	FT	PE15	
21	29	47	-	PB10	I/O	FT	PB10	I2C2_SCL ⁽⁵⁾ /USART3_TX ⁽⁵⁾ (7)
22	30	48	-	PB11	I/O	FT	PB11	I2C2_SDA ⁽⁵⁾ /USART3_RX ⁽⁵⁾ (7)
23	31	49	18	V _{SS_1}	S		V _{SS_1}	
24	32	50	19	$V_{DD_{-1}}$	S		V _{DD_1}	
25	33	51	-	PB12	I/O	FT	PB12	SPI2_NSS ⁽⁵⁾ (7)/I2C2_SMBAI ⁽⁵⁾ / USART3_CK ⁽⁵⁾ (7)
26	34	52	-	PB13	I/O	FT	PB13	SPI2_SCK ⁽⁵⁾⁽⁷⁾ / USART3_CTS ⁽⁵⁾⁽⁷⁾
27	35	53	-	PB14	I/O	FT	PB14	SPI2_MISO ⁽⁵⁾⁽⁷⁾ / USART3_RTS ⁽⁵⁾⁽⁷⁾
28	36	54	-	PB15	I/O	FT	PB15	SPI2_MOSI ⁽⁵⁾ (7)
-	-	55	-	PD8	I/O	FT	PD8	

19/71

Pin descriptions STM32F101xx

Table 3. Pin definitions (continued)

Pins			definitions (continued)		ຄ			
LQFP48	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default alternate functions ⁽³⁾
-	-	56	-	PD9	I/O	FT	PD9	
-	-	57	-	PD10	I/O	FT	PD10	
-	-	58	-	PD11	I/O	FT	PD11	
-	-	59	-	PD12	I/O	FT	PD12	
-	-	60	-	PD13	I/O	FT	PD13	
-	-	61	-	PD14	I/O	FT	PD14	
-	-	62	-	PD15	I/O	FT	PD15	
-	37	63	-	PC6	I/O	FT	PC6	
	38	64	-	PC7	I/O	FT	PC7	
	39	65	-	PC8	I/O	FT	PC8	
-	40	66	-	PC9	I/O	FT	PC9	
29	41	67	20	PA8	I/O	FT	PA8	USART1_CK/MCO
30	42	68	21	PA9	I/O	FT	PA9	USART1_TX ⁽⁷⁾
31	43	69	22	PA10	I/O	FT	PA10	USART1_RX ⁽⁷⁾
32	44	70	23	PA11	I/O	FT	PA11	USART1_CTS
33	45	71	24	PA12	I/O	FT	PA12	USART1_RTS
34	46	72	25	PA13/JTMS/SWDIO	I/O	FT	JTMS-SWDIO	PA13
-	-	73	-		•	N	ot connected	
35	47	74	26	V _{SS_2}	S		V_{SS_2}	
36	48	75	27	V_{DD_2}	S		V_{DD_2}	
37	49	76	28	PA14/JTCK/SWCLK	I/O	FT	JTCK/SWCLK	PA14
38	50	77	29	PA15/JTDI	I/O	FT	JTDI	PA15
-	51	78		PC10	I/O	FT	PC10	
-	52	79		PC11	I/O	FT	PC11	
-	53	80		PC12	I/O	FT	PC12	
5	5	81	2	PD0	I/O	FT	OSC_IN ⁽⁶⁾	
6	6	82	3	PD1	I/O	FT	OSC_OUT ⁽⁶⁾	
	54	83	-	PD2	I/O	FT	PD2	TIM3_ETR
-	-	84	-	PD3	I/O	FT	PD3	
-	-	85	-	PD4	I/O	FT	PD4	
-	-	86	-	PD5	I/O	FT	PD5	
-	-	87	-	PD6	I/O	FT	PD6	

STM32F101xx Pin descriptions

Table 3. Pin definitions (continued)

	Р	Pins				2)		
LQFP48	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default alternate functions ⁽³⁾
-	-	88	-	PD7	I/O	FT	PD7	
39	55	89	30	PB3/JTDO	I/O	FT	JTDO	PB3/TRACESWO
40	56	90	31	PB4/JNTRST	I/O	FT	JNTRST	PB4
41	57	91	32	PB5	I/O		PB5	I2C1_SMBAI
42	58	92	33	PB6	I/O	FT	PB6	I2C1_SCL ⁽⁷⁾ /TIM4_CH1 ⁽⁵⁾ (7)
43	59	93	34	PB7	I/O	FT	PB7	I2C1_SDA ⁽⁷⁾ /TIM4_CH2 ⁽⁵⁾ (⁷⁾
44	60	94	35	BOOT0	I		BOOT0	
45	61	95	-	PB8	I/O	FT	PB8	TIM4_CH3 ⁽⁵⁾ (7)
46	62	96	-	PB9	I/O	FT	PB9	TIM4_CH4 ⁽⁵⁾ (7)
-	-	97	-	PE0	I/O	FT	PE0	TIM4_ETR ⁽⁵⁾
-	-	98	-	PE1	I/O	FT	PE1	
47	63	99	36	V _{SS_3}	S		V _{SS_3}	
48	64	100	1	V_{DD_3}	S		V_{DD_3}	

- 1. I = input, O = output, S = supply, HiZ= high impedance.
- 2. FT= 5 V tolerant.
- 3. Function availability depends on the chosen device. Refer to Table 2 on page 7.
- 4. PC13, PC14 and PC15 are supplied through the power switch, and so their use in output mode is limited: they can be used only in output 2 MHz mode with a maximum load of 30 pF and only one pin can be put in output mode at a time.
- 5. Available only on devices with a Flash memory density equal or higher than 64 Kbytes.
- 6. The pins number 2 and 3 in the VFQFPN36 package, and 5 and 6 in the LQFP48 and LQFP64 packages are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual. The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.
- 7. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.


577

Memory mapping STM32F101xx

4 Memory mapping

The memory map is shown in Figure 6.

Figure 6. Memory map



5 Electrical characteristics

5.1 Test conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 2 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 7.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.

23/71

Figure 7. Pin loading conditions

Figure 8. Pin input voltage

STM32F101 PIN

C=50pF


ai14123

STM32F101 PIN

ai14124


5.1.6 Power supply scheme

Figure 9. Power supply scheme



5.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 4: Voltage characteristics*, *Table 5: Current characteristics*, and *Table 6: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External 3.3 V supply voltage (including $V_{\rm DDA}$ and $V_{\rm DD}$) ⁽¹⁾	-0.3	4.0	
V	Input voltage on five volt tolerant pin ⁽²⁾	V _{SS} -0.3	+5.5	V
V_{IN}	Input voltage on any other pin ⁽²⁾	$V_{SS} - 0.3$ $V_{DD} + 0.$		
∆V _{DDx}	Variations between different power pins	50	50	
V _{SSX} -V _{SS}	Variations between all the different ground pins	50	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5.3.11: Absolute maximum ratings (electrical sensitivity)		

All 3.3 V power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external 3.3 V supply.

Table 5. Current characteristics

Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V _{DD} power lines (source) ⁽¹⁾	150	
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	150	
,	Output current sunk by any I/O and control pin	25	
I _{IO}	Output current source by any I/Os and control pin	-25	
	Injected current on NRST pin	± 5	mA
I _{INJ(PIN)} (2)(3)	Injected current on High-speed external OSC_IN and Low-speed external OSC_IN pins	± 5	
	Injected current on any other pin ⁽⁴⁾	± 5	
ΣI _{INJ(PIN)} ⁽²⁾	Total injected current (sum of all I/O and control pins) ⁽⁴⁾	± 25	

All 3.3 V power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external 3.3 V supply.

I_{INJ(PIN)} must never be exceeded (see *Table 5: Current characteristics*). This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}.

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}.

Negative injection disturbs the analog performance of the device. See note in Section 5.3.16: 12-bit ADC characteristics.

^{4.} When several inputs are submitted to a current injection, the maximum ΣI_{IN,J(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI_{IN,J(PIN)} maximum current injection on four I/O port pins of the device.

Table 6. Thermal characteristics

Symbol	Ratings	Value	Unit		
T _{STG}	Storage temperature range	mperature range -65 to +150			
T _J	Maximum junction temperature (see Thermal characteristics)				

5.3 Operating conditions

5.3.1 General operating conditions

Table 7. General operating conditions

	Contra operating contains				
Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	36	
f _{PCLK1}	Internal APB1 clock frequency		0	36	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	36	
V_{DD}	Standard operating voltage		2	3.6	V
V _{BAT}	Backup operating voltage		1.8	3.6	V
T _A	Ambient temperature range		-40	85	°C

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 8* are derived from tests performed under the ambient temperature condition summarized in *Table 7*.

Table 8. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate		0	∞	μs/V
τ _{VDD}	V _{DD} fall time rate		20	8	μο/ ν

27/71

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 9* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 9. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
V_{PVD}		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst}	PVD hysteresis			100		mV
V	Power on/power down	Falling edge	1.8	1.88	1.96	V
$V_{POR/PDR}$	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst}	PDR hysteresis			40		mV
t _{RSTTEMPO} ⁽¹⁾	Reset temporization		1.5	2.5	3.5	ms

^{1.} Guaranteed by design, not tested in production.

5.3.4 Embedded reference voltage

The parameters given in *Table 10* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 10. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +85 °C	1.16	1.20	1.24	V
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage			5.1	17.1	μs

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch in on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK/2}, f_{PCLK2} = f_{HCLK}

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 11. Maximum current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions		Max ⁽¹⁾	l lmit
Symbol	Parameter		fHCLK	T _A = 85 °C	Unit
			72 MHz	50	
			48 MHz	36.1	
		External clock (2), all	36 MHz	28.6	
	Supply current in Run mode	peripherals enabled	24 MHz	19.9	
			16 MHz	14.7	
<u> </u>			8 MHz	8.6	
I _{DD}			72 MHz	32.8	mA
			48 MHz	24.4	
		External clock (2), all	36 MHz	19.8	
		peripherals Disabled	24 MHz	13.9	
			16 MHz	10.7	
			8 MHz	6.8	

^{1.} Data based on characterization results, not tested in production.


^{2.} External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz; external clock is 9 MHz for f_{HCLK} = 36 MHz.

Table 12. Maximum current consumption in Run mode, code with data processing running from RAM

0		Conditions		Max	11.24
Symbol	Parameter		f _{HCLK}	T _A = 85 °C	Unit
			72 MHz ⁽²⁾	45	
			48 MHz ⁽³⁾	31.5	
		External clock (1), all	36 MHz ⁽³⁾	24	
	Supply current in Run mode	peripherals enabled	24 MHz ⁽³⁾	17.5	
			16 MHz ⁽³⁾	12.5	
			8 MHz ⁽³⁾	7.5	A
I _{DD}			72 MHz	29	mA
			48 MHz	20.5	1
		External clock ⁽¹⁾ all	36 MHz	16	
		peripherals disabled ⁽³⁾	24 MHz	11.5	
			16 MHz	8.5	
			8 MHz	5.5	

- 1. External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz; external clock is 9 MHz for $f_{HCLK} = 36$ MHz.
- 2. Data based on characterization results, tested in production at V_{Dmax} , f_{HCLK} max. T_{Amax} , and code executed from RAM.
- 3. Based on characterization, not tested in production.

Figure 11. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled



STM32F101xx Electrical characteristics

Figure 12. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled




Table 13. Maximum current consumption in Sleep mode, code running from Flash or RAM

Symbol		O and didiana		Max	11!4
	Parameter	Conditions	f _{HCLK}	T _A = 85 °C	Unit
			72 MHz ⁽²⁾	28	
			48 MHz ⁽³⁾	20	
		External clock ⁽¹⁾ all	36 MHz ⁽³⁾	15.5	
	Supply current in Sleep mode	peripherals enabled	24 MHz ⁽³⁾	11.5	
			16 MHz ⁽³⁾	8.5	
			8 MHz ⁽³⁾	5.5	
I _{DD}			72 MHz	7.5	mA
			48 MHz	6	
		External clock ⁽¹⁾ , all	36 MHz	5	
		peripherals disabled ⁽³⁾	24 MHz	4.5	
			16 MHz	4	
			8 MHz	3	

^{1.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz; external clock is 9 MHz for $f_{HCLK} = 36$ MHz.

577

^{2.} Data based on characterization results, tested in production at V_{Dmax} , f_{HCLK} max. T_{Amax} , and code executed from RAM.


^{3.} Based on characterization, not tested in production.

Table 14. Typical and maximum current consumptions in Stop and Standby modes⁽¹⁾

			Typ ⁽²⁾		Max	
Symbol	Parameter	Conditions	V _{DD} /V _{BAT} = 2.4 V	V _{DD} / _{VBAT} = 3.3 V	T _A = 85 °C	Unit
I _{DD}	Supply current in Stop mode	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	23.5	24	TBD ⁽³⁾	
		Regulator in Low Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	13.5	14	TBD ⁽³⁾	μΑ
	Supply current in Standby mode ⁽⁴⁾	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	1.7	2	4 ⁽⁵⁾	
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	1	1.4	TBD ⁽⁵⁾	

- 1. TBD stands for to be determined.
- 2. Typical values are measured at T_A = 25 °C, V_{DD} = 3.3 V, unless otherwise specified.
- 3. Data based on characterization results, tested in production at V_{DD} max and f_{HCLK} max.
- 4. To have the Standby consumption with RTC ON, add I_{DD_VBAT} (Low-speed oscillator and RTC ON) to I_{DD} Standby (when V_{DD} is present the Backup Domain is powered by V_{DD} supply).
- 5. Data based on characterization results, not tested in production.

Figure 13. Current consumption in Stop mode with regulator in Run mode versus temperature at V_{DD} = 3.3 V to 3.6 V






Figure 14. Current consumption in Standby mode versus temperature at V_{DD} = 3.3 V to 3.6 V

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK/4}, f_{PCLK2} = f_{HCLK/2}

The parameters given in *Table 15* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 15. Typical current consumption in Run mode, code with data processing running from Flash

				Typ ⁽¹⁾	Typ ⁽¹⁾	
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled	All peripherals disabled	Unit
			36 MHz	19	14.8	
			24 MHz	12.9	10.1	
			16 MHz	9.3	7.4	
			8 MHz	5.5	4.6	
		External clock ⁽²⁾	4 MHz	3.3	2.8	
	Supply current in		2 MHz	2.2	1.9	
			1 MHz	1.6	1.45	
			500 kHz	1.3	1.25	
			125 kHz	1.08	1.06	mA
I _{DD}	Run mode		36 MHz	18.3	14.1	IIIA
			24 MHz	12.2	9.5	
		Running on high speed	16 MHz	8.5	6.8	
		internal RC	8 MHz	4.9	4	
		(HSI), AHB prescaler	4 MHz	2.7	2.2	
		used to	2 MHz	1.6	1.4	
		reduce the frequency	1 MHz	1.02	0.9	-
			500 kHz	0.73	0.67	
		125	125 kHz	0.5	0.48	

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

Table 16. Typical current consumption in Sleep mode, code with data processing code running from Flash or RAM

Symbol	Parameter	Conditions	f _{HCLK}	Typ ⁽¹⁾	Typ ⁽¹⁾	Unit
				All peripherals enabled	All peripherals disabled	
IDD	Supply current in Sleep mode	External clock ⁽²⁾	36 MHz	7.6	3.1	- mA
			24 MHz	5.3	2.3	
			16 MHz	3.8	1.8	
			8 MHz	2.1	1.2	
			4 MHz	1.6	1.1	
			2 MHz	1.3	1	
			1 MHz	1.11	0.98	
			500 kHz	1.04	0.96	
			125 kHz	0.98	0.95	
		Running on High Speed Internal RC (HSI), AHB prescaler used to reduce the frequency	36 MHz	7	2.5	
			24 MHz	4.8	1.8	
			16 MHz	3.2	1.2	
			8 MHz	1.6	0.6	
			4 MHz	1	0.5	
			2 MHz	0.72	0.47	
			1 MHz	0.56	0.44	
			500 kHz	0.49	0.42	
			125 kHz	0.43	0.41	

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

Table 17. Typical current consumption in Standby mode

Symbol	Parameter	Conditions	V _{DD}	Typ ⁽¹⁾	Unit
I _{DD}	Supply current in Standby mode ⁽²⁾	Low-speed internal RC oscillator and	3.3 V	2	μΑ
		independent watchdog OFF	2.4 V	1.5	
		Low-speed internal RC oscillator and	3.3 V	3.4	
		independent watchdog ON	2.4 V	2.6	
		Low-speed internal RC oscillator ON,	3.3 V	3.2	
		independent watchdog OFF	2.4 V	2.4	
I _{DD_VBAT}	Backup domain supply current	Low apped agaillator and PTC ON	3.3 V	1.4	μА
		Low-speed oscillator and RTC ON	2.4 V	1.1	

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

^{2.} To obtain Standby consumption with RTC ON, add I_{DD} – V_{BAT} (Low-speed oscillator, RTC ON) to I_{DD} Standby.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 18*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 4.

Table 18. Peripheral current consumption

	Peripheral	Typical consumption at 25 °C ⁽¹⁾	Unit
	TIM2	0.6	
	TIM3	0.6	
	TIM4	0.6	
	SPI2	0.08	
APB1	USART2	0.21	
APDI	USART3	0.21	
	I2C1	0.18	
	12C2	0.18	
	USB	0.32	
	CAN	0.33	 ∧
	GPIO A	0.21	mA
	GPIO B	0.21	
	GPIO C	0.21	
	GPIO D	0.21	
APB2	GPIO E	0.21	
APD2	ADC1	0.71	
	ADC2	0.68	
	TIM1	0.76	
	SPI1	0.24	
	USART1	0.35	

^{1.} $f_{HCLK} = 36$ MHz, $f_{APB1} = f_{HCLK/2}$, $f_{APB2} = f_{HCLK}$, default prescaler value for each peripheral.

37/71

5.3.6 External clock source characteristics

High-speed user external clock

The characteristics given in *Table 19* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 7*.

Table 19. High-speed user external (HSE) clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾			8	25	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}		V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}		0.3V _{DD}	V
t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾		16			ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾				5	115
IL	OSC_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	μΑ

^{1.} Value based on design simulation and/or technology characteristics. It is not tested in production.

Low-speed user external clock


The characteristics given in *Table 20* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 7*.

Table 20. Low-speed user external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency ⁽¹⁾			32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}		V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}		0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time ⁽¹⁾		450			ns
t _{r(LSE)}	OSC32_IN rise or fall time ⁽¹⁾				5	115
ال	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	μΑ

^{1.} Value based on design simulation and/or technology characteristics. It is not tested in production.

Figure 15. High-speed external clock source AC timing diagram






Figure 16. Low-speed external clock source AC timing diagram

High-speed external clock

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 21*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Toble 24	HSF 4-16 MHz oscillator characteristics(1)
Ianie 21	HSE 4-16 MHZ OSCIIIATOR CHARACTERISTICS\'/

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency		4	8	16	MHz
R _F	Feedback resistor			200		kΩ
C _{L1} C _{L2} ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω		30		pF
i ₂	HSE driving current	$V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS} \text{ with } 30 \text{ pF}$ load			1	mA
g _m ⁽⁴⁾	Oscillator transconductance	Startup	25			mA/V
t _{SU(HSE)}	Startup time	V _{SS} is stabilized		2		ms

^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{2.} For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included when sizing C_{L1} and C_{L2} (10 pF can be used as a rough estimate of the combined pin and board capacitance).

^{3.} The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

^{4.} Based on characterization results, not tested in production.

t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

RESONATOR WITH INTEGRATED CAPACITORS

CL1

STM32F101xx

ai14128

Figure 17. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics. Typical value is in the range of 5 to $6R_S$.

Low-speed external clock


The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 22. LSE oscillator characteristics (fLSE = 32.768 kHz)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _F	Feedback resistor			5		MΩ
C _{L1} C _{L2}	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽¹⁾	$R_S = 30 \text{ K}\Omega$			15	pF
l ₂	LSE driving current	$V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS}$			1.4	μА
g _m	Oscillator transconductance		5			μA/V
t _{SU(LSE)} ⁽²⁾	Startup time	V _{SS} is stabilized		3		s

The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768 kHz. Refer to crystal manufacturer for more details

Figure 18. Typical application with a 32.768 kHz crystal



t_{SUI(SE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

5.3.7 Internal clock source characteristics

The parameters given in *Table 23* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

High-speed internal (HSI) RC oscillator

Table 23. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			8		MHz
ACC	ACC	$T_A = -40 \text{ to } 85 ^{\circ}\text{C}^{(2)}$			±3	%
ACC _{HSI}	Accuracy of HSI oscillator	at T _A = 25 °C		±1	±2	%
t _{su(HSI)}	HSI oscillator startup time		1		2	μs
I _{DD(HSI)}	HSI oscillator power consumption			80	100	μA

^{1.} V_{DD} = 3.3 V, T_A = -40 to 85 °C unless otherwise specified.

LSI low speed internal RC oscillator

Table 24. LSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур	Max	Unit
f _{LSI}	Frequency		30	40	60	kHz
t _{su(LSI)}	LSI oscillator start up time				85	μs
I _{DD(LSI)}	LSI oscillator power consumption			0.65	1.2	μΑ

^{1.} $V_{DD} = 3 \text{ V}$, $T_A = -40 \text{ to } 85 ^{\circ}\text{C}$ unless otherwise specified.

^{2.} Values based on device characterization, not tested in production.

^{2.} Value based on device characterization, not tested in production.

Wakeup time from low power mode

The wakeup times given in *Table 25* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 25. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WUSLEEP} (2)	Wakeup from Sleep mode	Wakeup on HSI RC clock	1.8	TBD	μs
	Wakeup from Stop mode (regulator in run mode)	HSI RC wakeup time = 2 μs	3.6	TBD	
t _{WUSTOP} ⁽²⁾	Wakeup from Stop mode (regulator in low-power mode)	HSI RC wakeup time = 2 μs, Regulator wakeup from LP mode time = 5 μs	5.4	9	μs
t _{WUSTDBY} ⁽²⁾	Wakeup from Standby mode	HSI RC wakeup time = 2 μs, Regulator wakeup from power down time = 38 μs	50	150	μs

^{1.} TBD stands for to be determined.

5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 26. PLL characteristics

Symbol	Parameter	Test conditions		Unit		
			Min	Тур	Max ⁽¹⁾	Oilit
4	PLL input clock			8.0		MHz
f _{PLL_IN}	PLL input clock duty cycle		40		60	%
f _{PLL_OUT}	PLL multiplier output clock		16		36	MHz
t _{LOCK}	PLL lock time				200	μs

^{1.} Data based on device characterization, not tested in production.

The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

5.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 85 °C unless otherwise specified.

Table 27. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
t _{prog}	Word programming time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20		40	μs
t _{ERASE}	Page (1kB) erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20		40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20		40	ms
	Read mode f _{HCLK} = 36MHz with 2 wait states, V _{DD} = 3.3 V			20	mA	
I _{DD}	Supply current	Write / Erase modes f _{HCLK} = 36 MHz, V _{DD} = 3.3 V			5	mA
		Power-down mode / HALT, V _{DD} =3.0 to 3.6 V			50	μΑ
V_{prog}	Programming voltage		2		3.6	V

^{1.} TBD stands for to be determined.

Table 28. Flash endurance and data retention

Symbol	vmbol Parameter Conditions			Unit		
Syllibol	Farameter	Conditions	Min ⁽¹⁾	Тур	Max	Oilit
N _{END}	Endurance		10			kcycles
t _{RET}	Data retention	T _A = 85° C	30			Years

^{1.} Values based on characterization not tested in production.

^{2.} Values based on characterization and not tested in production.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (Electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 29*. They are based on the EMS levels and classes defined in application note AN1709.

Table 29. EMS characteristics⁽¹⁾

Symbol	Parameter	Conditions	Level/Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} = 3.3 V, LQFP100	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, LQFP100	4A

^{1.} TBD stands for to be determined.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J 1752/3 standard which specifies the test board and the pin loading.

Table 30. EMI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8/36 MHz	Unit
	S _{EMI} Peak level LQFP100		0.1 MHz to 30 MHz	7	
0		$V_{DD} = 3.3$ V, $T_A = 2$ 5°C, LQFP100 package compliant with SAE J 1752/3	30 MHz to 130 MHz	8	dΒμV
SEMI			130 MHz to 1GHz	13	
			SAE EMI Level	3.5	-

^{1.} TBD stands for to be determined.

5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size is either 3 parts (cumulative mode) or 3 parts \times (n + 1) supply pins (non-cumulative mode). The human body model (HBM) can be simulated. The tests are compliant with JESD22-A114A standard.

For more details, refer to the application note AN1181.

Table 31. ESD absolute maximum ratings⁽¹⁾

Symbol	Ratings	Conditions	Maximum value ⁽²⁾	Unit
V _{ESD(HBN}	Electrostatic discharge voltage (human body model)	- T _Δ = +25 °C	2000	V
V _{ESD(CDN}	Electrostatic discharge voltage (charge device model)	1 _A = +25 C	500	V

TBD stands for to be determined.

^{2.} Values based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

Table 32. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C	II level A

5.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 33* are derived from tests performed under the conditions summarized in *Table 7*. All I/Os are CMOS and TTL compliant.

All unused pins must be configured in either of the three modes below:

- as outputs with an external pull-up or pull-down resistor and held at a fixed voltage (see *Figure 19*)
- as push-pull outputs with 0 written into the data register
- or as analog inputs

Table 33. I/O static characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	Input low level voltage ⁽¹⁾		-0.5		0.8	
V	Standard IO input high level voltage ⁽¹⁾	TTL ports	2		V _{DD} +0.5	V
V _{IH}	IO FT ⁽²⁾ input high level voltage ⁽¹⁾		2		5.5V	
V _{IL}	Input low level voltage ⁽¹⁾	CMOS ports	-0.5		0.35 V _{DD}	V
V_{IH}	Input high level voltage ⁽¹⁾	CIVIOS POITS	0.65 V _{DD}		V _{DD} +0.5	V
V	Standard IO Schmitt trigger voltage hysteresis ⁽³⁾		200			mV
V _{hys}	IO FT Schmitt trigger voltage hysteresis ⁽³⁾		5% V _{DD} ⁽⁴⁾			mV
l.	Input leakage current (4)	V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os			±1	μA
I _{lkg}		V _{IN} = 5 V I/O FT			3	μΛ
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ

Table 33.	I/O static	characteristics	(continued)
Iabic JJ.	I/O Static	Cital actel Istics	i Continu c a i

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PD}	Weak pull-down equivalent resistor ⁽⁶⁾	$V_{IN} = V_{DD}$	30	40	50	kΩ
C _{IO}	I/O pin capacitance			5		pF

- 1. Values based on characterization results, and not tested in production.
- 2. FT = Five-volt tolerant.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 4. With a minimum of 100 mV.
- 5. Leakage could be higher than max. if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

Figure 19. Unused I/O pin connection



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink +20 mA (with a relaxed V_{OL}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 5*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 5*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 34* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*. All I/Os are CMOS and TTL compliant.

Table 34. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output Low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port,		0.4	V
V _{OH} ⁽²⁾	Output High level voltage for an I/O pin when 4 pins are sourced at same time	I_{IO} = +8 mA, 2.7 V < V_{DD} < 3.6 V	V _{DD} -0.4		V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port		0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time	$I_{IO} = +8 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V	2.4		V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +20 \text{ mA}^{(3)}$		1.3	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3		V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +6 \text{ mA}^{(3)}$		0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V _{DD} < 2.7 V	V _{DD} -0.4		V

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 5* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

^{2.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 5 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{3.} Based on characterization data, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 35*, respectively.

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 35. I/O AC characteristics⁽¹⁾

MODEx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	2	MHz
10	t _{f(IO)out}	Output high to low level fall time	C	125 ⁽³⁾	9
	t _{r(IO)out}	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	125 ⁽³⁾	ns
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_L = 50 pF, V_{DD} = 2 V to 3.6 V	10	MHz
01	t _{f(IO)out}	Output high to low level fall time	C _I = 50 pF, V _{DD} = 2 V to 3.6 V	25 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pr, ν _{DD} = 2 ν to 3.6 ν	25 ⁽³⁾	113
	F _{max(IO)out}	max(IO)out Maximum Frequency ⁽²⁾	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V		MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	20	MHz
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 ⁽³⁾	
11	t _{f(IO)out}	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	8 ⁽³⁾	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 ⁽³⁾	ns
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 ⁽³⁾	115
	t _{r(IO)out}	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 ⁽³⁾	
-	t _{EXTIPW}	Pulse width of external signals detected by the EXTI controller		10	ns

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10x reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 20.

^{3.} Values based on design simulation and validated on silicon, not tested in production.




Figure 20. I/O AC characteristics definition

5.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI} (see *Table 33*).


Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 7*.

Table 36. NRST pin characteristic

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST Input low level voltage		-0.5		0.8	V
V _{IH(NRST)}	NRST Input high level voltage		2		V _{DD} +0.5	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis			200		
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)}	NRST Input filtered pulse ⁽²⁾				100	ns
V _{NF(NRST)}	NRST Input not filtered pulse ⁽²⁾		300			μs

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Figure 21. Recommended NRST pin protection



The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 36. Otherwise the reset will not be taken into account by the device.

^{2.} Values guaranteed by design, not tested in production.

5.3.14 TIM timer characteristics

The parameters given in Table 37 are guaranteed by fabrication.

Refer to Section 5.3.12: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 37. TIMx characteristics

Symbol	Parameter	TIMx ⁽¹⁾	Conditions	Min	Max	Unit
t (70.0	Timer resolution	x = 2, 3, 4		1		t _{TIMxCLK}
t _{res(TIM)}	time	X = 2, 3, 4	f _{TIMxCLK} = 36 MHz	27.8		ns
4	Timer external clock			0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	X = 2, 3, 4	f _{TIMxCLK} = 36 MHz	0	18	MHz
Res _{TIM}	Timer resolution				16	bit
4	16-bit counter clock			1	65536	t _{TIMxCLK}
^t COUNTER	period when internal clock is selected	X = 2, 3, 4	f _{TIMxCLK} = 36 MHz	0.0278	1820	μs
t _{MAX_COUNT}	Maximum possible count	x = 2, 3, 4			65536 × 65536	t _{TIMxCLK}
			f _{TIMxCLK} = 36 MHz		119.2	S

^{1.} x gives the TIM concerned; where x = 2, TIM2 is concerned, etc.

5.3.15 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 7*.

The STM32F101xx Access Line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present. In addition, there is a protection diode between the I/O pin and V_{DD} . As a consequence, when multiple master devices are connected to the I^2C bus, it is not possible to power off the STM32F101xx while another I^2C master node remains powered on. Otherwise, the ST device would be powered by the protection diode.

The I²C characteristics are described in *Table 38*. Refer also to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

52/71

Table 38. I²C characteristics

Symbol	Parameter	Standard	mode I ² C ⁽¹⁾	Fast mode	Unit	
Symbol	Parameter	Min	Max	Min	Max	Unit
t _{w(SCLL)}	SCL clock low time	4.7		1.3		ш
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		
t _{h(SDA)}	SDA data hold time	0(3)		0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20+0.1C _b	300	ns
t _{f(SDA)}	SDA and SCL fall time		300	20+0.1C _b	300	
t _{h(STA)}	Start condition hold time	4.0		0.6		
t _{su(STA)}	Repeated Start condition setup time	4.7		0.6		μs
t _{su(STO)}	Stop condition setup time	4.0		0.6		μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7		1.3		μs
C _b	Capacitive load for each bus line		400		400	pF

^{1.} Values based on standard I²C protocol requirement, not tested in production.

^{2.} f_{PCLK1} must be higher than 2 MHz to achieve the maximum standard mode I^2C frequency. It must be higher than 4 MHz to achieve the maximum fast mode I^2C frequency.

The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 22. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3\mathrm{V}_{\mathrm{DD}}$ and $0.7\mathrm{V}_{\mathrm{DD}}.$

Table 39. SCL frequency $(f_{PCLK1} = 36 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)(3)}$

f _{SCL}	I2C_CCR value
(kHz)	$R_P = 4.7 \text{ k}\Omega$
400	TBD
300	TBD
200	TBD
100	TBD
50	TBD
20	TBD

^{1.} TBD = to be determined.

^{2.} R_P = External pull-up resistance, $f_{SCL} = I^2C$ speed,

^{3.} For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 7*.


Refer to Section 5.3.12: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 40. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SDI alaak fraguanay	Master mode	TBD	TBD	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	0	TBD	IVIITZ
$t_{r(SCK)} \ t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C = 50 pF		TBD	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	0		
$t_{h(NSS)}^{(2)}$	NSS hold time	Slave mode ⁽³⁾	0		
$t_{\text{w(SCKL)}}^{(2)} \\ t_{\text{w(SCKL)}}^{(2)}$	SCK high and low time	Master mode, f _{PCLK} = TBD, presc = TBD	TBD		
t(M) (2)	Data input satur time	Master mode	TBD		
t _{su(SI)} (2)	Data input setup time	Slave mode	TBD		
		Master mode	TBD		
t _{h(MI)} (2)	Data input hold time	Slave mode	TBD		
$t_{h(MI)}^{(2)}_{(2)}^{(2)}$		Master mode, f _{PCLK} = TBD	TBD ⁽⁴⁾		ns
		Slave mode, f _{PCLK} = TBD	TBD ⁽⁴⁾		
t _{a(SO)} (2)(5)	Data output access time	Slave mode	TBD	TBD	
¹a(SO)` /` /	Data output access time	Slave mode, f _{PCLK} = TBD	TBD	TBD	
t _{dis(SO)} (2)(6)	Data output disable time	Slave mode	TBD	TBD	
t _{v(SO)} (2)(1)	Data output valid time	Slave mode (after enable edge)		TBD	
^t v(SO) ` ^ ^	Data output valid time	f _{PCLK} = TBD		TBD	
t _{v(MO)} (2)(1)	Data output valid time	Master mode (after enable edge)		TBD	
	Data output vallu tiirle	f _{PCLK} = TBD	TBD	TBD	
t _{h(SO)} (2)	Data output hold time	Slave mode (after enable edge)	TBD		
t _{h(MO)} ⁽²⁾	Data output noid time	Master mode (after enable edge)	TBD		

- 1. TBD = to be determined.
- 2. Values based on design simulation and/or characterization results, and not tested in production.
- 3. Values based on device characterization, not tested in production.
- 4. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then t_{PCLK} = 1/ f_{PLCLK} =125 ns and $t_{v(MO)}$ = 255 ns.
- 5. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Figure 23. SPI timing diagram - slave mode and CPHA=0



^{1.} Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.

Figure 24. SPI timing diagram - slave mode and CPHA=11)





Figure 25. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: $0.3\mathrm{V}_\mathrm{DD}$ and $0.7\mathrm{V}_\mathrm{DD}$

5.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 7*.

Note: It is recommended to perform a calibration after each power-up.

Table 41. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	ADC power supply		2.4		3.6	V
V _{REF+}	Positive reference voltage		2.4		V_{DDA}	V
f _{ADC}	ADC clock frequency		0.6		14	MHz
f _S	Sampling rate	TBD ⁽¹⁾	0.05		1	MHz
f _{TRIG}	External trigger frequency	f _{ADC} = 14 MHz			823	kHz
TRIG	External trigger frequency	1ADC = 14 WI12			17	1/f _{ADC}
V _{AIN}	Conversion voltage range		0 (V _{SSA} or V _{REF-} tied to ground)		V _{REF+}	V
R _{AIN}	External input impedance		See Equ Tab	ation 1 ole 42	and	kΩ
I _{lkg}	Negative input leakage current on analog pins	V _{IN} < V _{SS,} I _{IN} < 400 μA on adjacent analog pin		5	6	μΑ
R _{ADC}	Sampling switch resistance				1	kΩ
C _{ADC}	Internal sample and hold capacitor				5	pF
t _{CAL}	Calibration time	f _{ADC} = 14 MHz	Ę	5.9		μs
CAL	Cambiation time	1ADC = 14 W112		83		1/f _{ADC}
t _{lat}	Injection trigger	f _{ADC} = 14 MHz			0.214	μs
'lat	conversion latency	1ADC = 14 M115			3 ⁽²⁾	1/f _{ADC}
t _{latr}	Regular trigger	f _{ADC} = 14 MHz			0.143	μs
*latr	conversion latency	1ADC = 14 W112			2 ⁽²⁾	1/f _{ADC}
t _S	Sampling time	f _{ADC} = 14 MHz	0.107		17.1	μs
.5	Camping time	1ADC = 14 M112	1.5		239.5	1/f _{ADC}
t _{STAB}	Power-up time		0	0	1	μs
			1		18	μs
t _{CONV}	Total conversion time (including sampling time)	f _{ADC} = 14 MHz	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

^{1.} TBD = to be determined.

^{2.} For internal triggers, a delay of $1/f_{PCLK2}$ must be added to the latency specified in *Table 41*.

Equation 1: R_{AIN} max formula:

$$R_{AIN} < \frac{t_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 42. R_{AIN} max for $f_{ADC} = 14$ MHz

T _s (cycles)	t _S (µs)	R _{AIN} max (kΩ)
1.5	0.11	1.2
7.5	0.54	10
13.5	0.96	19
28.5	2.04	41
41.5	2.96	60
55.5	3.96	80
71.5	5.11	104
239.5	17.1	350

Table 43. ADC accuracy⁽¹⁾

	7120 40041409	T			
Symbol	Parameter	Test conditions	Typ ⁽²⁾	Max ⁽²⁾	Unit
ET	Total unajusted error	6 20 MHz	3	5	
EO	Offset error	f _{PCLK2} = 28 MHz, f _{ADC} = 14 MHz, R _{AIN} <10 kΩ	1	3	
EG	Gain error	$V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$	1	±2	LSB
ED	Differential linearity error	Measurements made after ADC calibration V _{REF+} = V _{DDA}	3	3	
EL	Integral linearity error	REF+ - VDDA	2	4	

^{1.} ADC DC accuracy values are measured after internal calibration.

^{2.} Data based on characterization, not tested in production.





Figure 26. ADC accuracy characteristics





- Refer to Table 41 for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{PARASITIC} must be added to C_{AIN}. It represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3 pF). A high C_{PARASITIC} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 28* or *Figure 29*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 28. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

Figure 29. Power supply and reference decoupling (V_{REF+} connected to V_{DDA}) STM32F101xx V_{REF+}/V_{DDA} 1 μF // 10 nF V_{REF}_/V_{SSA}

1. $V_{\text{REF+}}$ and $V_{\text{REF-}}$ inputs are available only on 100-pin packages.

5.3.17 **Temperature sensor characteristics**

Table 44. TS characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TL	V _{SENSE} linearity with temperature			±1.5		°C
Avg_Slope	Average slope			4.478		mV/°C
V ₂₅	Voltage at 25°C			1.4		V

Table 44. TS characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{START}	Startup time		4		10	μs
T _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature			2.2	17.1	μs

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

6 Package characteristics

In order to meet environmental requirements, ST offers the STM32F101xx in ECOPACK® packages. These packages have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 30. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline

Table 45. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data

Complete	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1		0.020	0.050		0.0008	0.0020
A2		0.650	1.000		0.0256	0.0394
A3		0.250			0.0098	
b	0.180	0.230	0.300	0.0071	0.0091	0.0118
D	5.875	6.000	6.125	0.2313	0.2362	0.2411
D2	1.750	3.700	4.250	0.0689	0.1457	0.1673
E	5.875	6.000	6.125	0.2313	0.2362	0.2411
E2	1.750	3.700	4.250	0.0689	0.1457	0.1673
е	0.450	0.500	0.550	0.0177	0.0197	0.0217
L	0.350	0.550	0.750	0.0138	0.0217	0.0295
ddd			0.080			0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{1.} Drawing is not to scale.




Figure 31. LQPF100 - 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 46. LQPF100 – 100-pin low-profile quad flat package mechanical data

Table To.	Earl 100 100-pin low-prome quad hat package mechanical data							
Dim.		mm			inches ⁽¹⁾			
Diiii.	Min	Тур	Max	Min	Тур	Max		
А			1.60			0.0630		
A1	0.05		0.15	0.0020		0.0059		
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571		
b	0.17	0.22	0.27	0.0067	0.0087	0.0106		
С	0.09		0.20	0.0035		0.0079		
D		16.00			0.6299			
D1		14.00			0.5512			
E		16.00			0.6299			
E1		14.00			0.5512			
е		0.50			0.0197			
θ	0°	3.5°	7°	0°	3.5°	7°		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295		
L1		1.00			0.0394			
			Numbe	er of pins				
N		100						

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 32. LQFP64 – 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 47. LQFP64 – 64-pin low-profile quad flat package mechanical data

D .		mm			inches ⁽¹⁾	
Dim.	Min	Тур	Max	Min	Тур	Max
А			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D		12.00			0.4724	
D1		10.00			0.3937	
E		12.00			0.4724	
E1		10.00			0.3937	
е		0.50			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
			Numbe	er of pins		•
N			(64		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 33. LQFP48 – 48-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 48. LQFP48 – 48-pin low-profile quad flat package mechanical data

Dim.		mm			inches ⁽¹⁾			
Dilli.	Min	Тур	Max	Min	Тур	Max		
Α			1.60			0.0630		
A1	0.05		0.15	0.0020		0.0059		
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571		
b	0.17	0.22	0.27	0.0067	0.0087	0.0106		
С	0.09		0.20	0.0035		0.0079		
D		9.00			0.3543			
D1		7.00			0.2756			
E		9.00			0.3543			
E1		7.00			0.2756			
е		0.50			0.0197			
θ	0°	3.5°	7°	0°	3.5°	7°		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295		
L1		1.00			0.0394			
		Number of pins						
N		48						

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

6.1 Thermal characteristics

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using the following equation:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JA}) \tag{1}$$

Where:

- T_A is the ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$),
- P_{INT} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the chip internal power.

P_{I/O} represents the power dissipation on input and output pins;

Most of the time for the application $P_{I/O} < P_{INT}$ and can be neglected. On the other hand, $P_{I/O}$ may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$P_D = K / (T_J + 273 \,^{\circ}C)$$
 (2)

Therefore (solving equations 1 and 2):

$$K = P_D x (T_A + 273 °C) + \Theta_{JA} x P_D^2$$
 (3)

where:

K is a constant for the particular part, which may be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D may be obtained by solving equations (1) and (2) iteratively for any value of P_D .

Table 49. Thermal characteristics

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 100 - 14 x 14 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient LQFP 64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
	Thermal resistance junction-ambient LQFP 48 - 7 x 7 mm / 0.5 mm pitch	55	

Order codes STM32F101xx

7 Order codes

Table 50. Order codes

Partnumber	Flash program memory (Kbytes)	SRAM memory (Kbytes)	Package	
STM32F101T6U6	32	6	VFQFPN36	
STM32F101T8U6	64	10	VEQEENSO	
STM32F101C6T6	32	6		
STM32F101C8T6	64	10	LQFP48	
STM32F101CBT6	128	16		
STM32F101R6T6	32	6		
STM32F101R8T6	64	10	LQFP64	
STM32F101RBT6	128	16		
STM32F101V8T6	64	10	LQFP100	
STM32F101VBT6	128	16	LQFF100	

7.1 Future family enhancements

Further developments of the STM32F101xx Access Line will see an expansion of the current options. Larger packages will soon be available with up to 512KB Flash, 48KB SRAM and with extended features such as EMI support, DAC and additional timers and USARTS.

STM32F101xx Important notes

Appendix A Important notes

The notes listed below apply to STM32F101xx devices Revision Z. For more details on how to identify the device Revision, please refer to section 20.6.1 MCU device ID code in the STM32F10xxx reference manual.

A.1 PD0 and PD1 use in output mode

The use of PD0 and PD1 in output mode is limited as in this mode, PD0 and PD1 can only be used at 50 MHz.

A.2 ADC auto-injection channel

When the ADC clock prescaler ranges from 4 to 8, a delay of 1 ADC clock period is automatically inserted when switching from regular to injected conversion (and conversely, from injected to regular). When the ADC clock prescaler is set to 2, the delay is 2 ADC clock periods.

A.3 ADC combined injected simultaneous + interleaved

When the ADC clock prescaler is set to 4, the interleaved mode does not recover with evenly spaced sampling periods: the sampling interval is 8 ADC clock periods followed by 6 ADC clock periods, instead of 7 clock periods followed by 7 clock periods.

A.4 Voltage glitch on ADC input 0

A low-amplitude voltage glitch can be generated on ADC input 0, when the ADC is converting with injection trigger, in very specific cases.

It is generated by internal coupling and synchronized to the beginning and the end of the injection sequence, whatever the channel(s) to be converted.

It has an amplitude of less than 150 mV and a typical duration of 10 ns (measured with the I/O left unconnected). This has no influence on the digital output signals or the digital inputs, providing that they are driven with a reasonably low impedance.

69/71

Revision history STM32F101xx

Revision history

Table 51. Document revision history

Date	Revision	Changes
06-Jun-2007	1	First draft.
20-Jul-07	2	I _{DD} values modified in <i>Table 11: Maximum current consumption in Run and Sleep modes (TA = 85 °C).</i> V _{BAT} range modified in <i>Power supply schemes.</i> V _{REF+} min value, t _{STAB} , t _{lat} and f _{TRIG} added to <i>Table 41: ADC characteristics. Table 37: TIMx characteristics</i> modified. <i>Note 5</i> modified and <i>Note 7</i> , <i>Note 4</i> and <i>Note 6</i> added below <i>Table 3: Pin definitions.</i> Figure 16: Low-speed external clock source AC timing diagram, Figure 9: Power supply scheme, Figure 21: Recommended NRST pin protection and Figure 22: \(\beta^C \) bus AC waveforms and measurement circuit modified. Sample size modified and machine model removed in <i>Electrostatic discharge (ESD).</i> Number of parts modified and standard reference updated in <i>Static latch-up.</i> 25 °C and 85 °C conditions removed and class name modified in <i>Table 32: Electrical sensitivities.</i> t _{SU(LSE)} changed to t _{SU(LSE)} in <i>Table 21: HSE 4-16 MHz oscillator characteristics.</i> In <i>Table 28: Flash endurance and data retention</i> , typical endurance added, data retention for T _A = 25 °C removed and data retention for T _A =
		85 °C added. Note removed below <i>Table 7: General operating conditions</i> . V _{BG} changed to V _{REFINT} in <i>Table 10: Embedded internal reference voltage</i> . I _{DD} max values added to <i>Table 11: Maximum current consumption in Run and Sleep modes (TA = 85 °C)</i> . I _{DD(HSI)} max value added to <i>Table 23: HSI oscillator characteristics</i> . R _{PU} and R _{PD} min and max values added to <i>Table 33: I/O static characteristics</i> . R _{PU} min and max values added to <i>Table 36: NRST pin characteristics</i> (two notes removed). Datasheet title corrected. USB characteristics section removed. <i>Features on page 1</i> list optimized. Small text changes.

STM32F101xx Revision history

Table 51. Document revision history (continued)

Date	Revision	Changes
	3	V _{ESD(CDM)} value added to <i>Table 31: ESD absolute maximum ratings</i> . Note added below <i>Table 9: Embedded reset and power control block characteristics</i> . and below <i>Table 21: HSE 4-16 MHz oscillator characteristics</i> .
		Note added below <i>Table 34: Output voltage characteristics</i> and V _{OH} parameter description modified.
		Table 41: ADC characteristics and Table 43: ADC accuracy modified.
		Figure 26: ADC accuracy characteristics modified.
		Packages are ECOPACK® compliant.
		Tables modified in Section 5.3.5: Supply current characteristics.
		ADC and ANTI_TAMPER signal names modified (see <i>Table 3: Pin definitions</i>). <i>Table 3: Pin definitions</i> modified. Note 4 removed and values updated in <i>Table 17: Typical current consumption in Standby mode</i> .
		V _{hys} modified in <i>Table 33: I/O static characteristics</i> . Updated: <i>Table 29: EMS characteristics</i> and <i>Table 30: EMI characteristics</i> .
		t _{VDD} modified in <i>Table 8: Operating conditions at power-up / power-down</i> .
		Typical values modified, note 2 modified and note 3 removed in <i>Table 25:</i> Low-power mode wakeup timings.
18-Oct-2007		Maximum current consumption <i>Table 11</i> , <i>Table 12</i> and <i>Table 13</i> updated. Values added and notes added in <i>Table 14</i> : <i>Typical and maximum current consumptions in Stop and Standby modes</i> .
		On-chip peripheral current consumption on page 37 added.
		Package mechanical data inch values are calculated from mm and rounded to 4 decimal digits (see Section 6: Package characteristics).
		V _{prog} added to <i>Table 27: Flash memory characteristics</i> .
		T _{S_temp} added to <i>Table 44: TS characteristics</i> .
		T _{S_vrefint} added to <i>Table 10: Embedded internal reference voltage</i> .
		Handling of unused pins specified in <i>General input/output characteristics</i> on page 47. All I/Os are CMOS and TTL compliant.
		Table 3: Pin definitions: table clarified and Note 6 modified.
		Internal LSI RC frequency changed from 32 to 40 kHz (see <i>Table 24: LSI oscillator characteristics</i>). Values added to <i>Table 25: Low-power mode wakeup timings</i> . N _{END} modified in <i>Table 28: Flash endurance and data retention</i> .
		Option byte addresses corrected in Figure 6: Memory map.
		ACC _{HSI} modified in <i>Table 23: HSI oscillator characteristics</i> .
		t _{JITTER} removed from <i>Table 26: PLL characteristics</i> .
		Appendix A: Important notes on page 69 added.
		Added: Figure 11, Figure 12, Figure 13 and Figure 14.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

